Formal verification of real-time software by symbolic model-checker

被引:0
|
作者
Nakamura, K [1 ]
Yamane, S [1 ]
机构
[1] Nara Inst Sci & Technol, Grad Sch Informat Sci, Ikoma 6300101, Japan
关键词
D O I
10.1109/CSD.1998.657543
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Verifications of real-time software are important. However, on the model-checking verifications, the state-explosion problem is serious. In this paper, we present a symbolic model-checking algorithm for real-time software, which can check CTL properties without computing exact states. Based on an approximation method, we formulate approximation/refinement procedure for symbolic model-checking, which recursively computes approximate states and iteratively refines approximations. The algorithm reduces the state-explosion using approximations of time zone and symbolic representations with DBMs(Difference Bounded Matrices) and BDDs(Binary Decision Diagrams). We have implemented the algorithm and experimented with CSMA/CD protocol. Experimental results show that our method can verify large real-time systems which cannot be handled by conventional symbolic model-checkers.
引用
收藏
页码:99 / 108
页数:10
相关论文
共 50 条
  • [1] YASM: A software model-checker for verification and refutation (Tool paper)
    Gurfinkel, Arie
    Wei, Ou
    Chechik, Marsha
    [J]. COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2006, 4144 : 170 - 174
  • [2] Verification of Quantum Protocols with a Probabilistic Model-Checker
    Tavala, Amir M.
    Nazem, Soroosh
    Babaei-Brojeny, Ali A.
    [J]. ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2011, 270 (01) : 175 - 182
  • [3] Formal design and verification of real-time embedded software
    Hsiung, PA
    Lin, SW
    [J]. PROGRAMMING LANGUAGES AND SYSTEMS, PROCEEDINGS, 2004, 3302 : 382 - 397
  • [4] TMTDGs : A symbolic model structure for real-time systems verification
    Ayadi, S
    Robbana, R
    [J]. 8TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL X, PROCEEDINGS: SYSTEMICS AND INFORMATION SYSTEMS, TECHNOLOGIES AND APPLICATIONS, 2004, : 247 - 252
  • [5] Efficient data structure for fully symbolic verification of real-time software systems
    Wang, F
    [J]. TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, 2000, 1785 : 157 - 171
  • [6] Formal Verification of DEV&DESS Formalism Using Symbolic Model Checker HyTech
    Choi, Han
    Cha, Sungdeok
    Jo, Jae Yeon
    Yoo, Junbeom
    Lee, Hae Young
    Kim, Won-Tae
    [J]. CONTROL AND AUTOMATION, AND ENERGY SYSTEM ENGINEERING, 2011, 256 : 112 - +
  • [7] Integration of formal verification with real-time design
    Krasovec, G
    Shankar, N
    Ward, P
    [J]. SECOND WORKSHOP ON OBJECT-ORIENTED REAL-TIME DEPENDABLE SYSTEMS, PROCEEDINGS OF WORDS '96, 1996, : 128 - 136
  • [8] Combined formal refinement and model checking for real-time systems verification
    Krupp, A
    Mueller, W
    Oliver, I
    [J]. LANGUAGES FOR SYSTEM SPECIFICATION: SELECTED CONTRIBUTIONS ON UML, SYSTEMC, SYSTEM VERILOG, MIXED-SIGNAL SYSTEMS, AND PROPERTY SPECIFICATION FROM FDL'03, 2004, : 301 - 314
  • [9] Formal verification of embedded real-time software in component-based application frameworks
    Hsiung, PA
    See, WB
    Lee, TY
    Fu, JM
    Chen, SJ
    [J]. APSEC 2001: EIGHTH ASIA-PACIFIC SOFTWARE ENGINEERING CONFERENCE, PROCEEDINGS, 2001, : 71 - 78
  • [10] Formal verification of VHDL - The model checker CV
    Deharbe, D
    Shankar, S
    Clarke, EM
    [J]. XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 95 - 98