共 50 条
- [1] YASM: A software model-checker for verification and refutation (Tool paper) [J]. COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2006, 4144 : 170 - 174
- [3] Formal design and verification of real-time embedded software [J]. PROGRAMMING LANGUAGES AND SYSTEMS, PROCEEDINGS, 2004, 3302 : 382 - 397
- [4] TMTDGs : A symbolic model structure for real-time systems verification [J]. 8TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL X, PROCEEDINGS: SYSTEMICS AND INFORMATION SYSTEMS, TECHNOLOGIES AND APPLICATIONS, 2004, : 247 - 252
- [5] Efficient data structure for fully symbolic verification of real-time software systems [J]. TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, 2000, 1785 : 157 - 171
- [6] Formal Verification of DEV&DESS Formalism Using Symbolic Model Checker HyTech [J]. CONTROL AND AUTOMATION, AND ENERGY SYSTEM ENGINEERING, 2011, 256 : 112 - +
- [7] Integration of formal verification with real-time design [J]. SECOND WORKSHOP ON OBJECT-ORIENTED REAL-TIME DEPENDABLE SYSTEMS, PROCEEDINGS OF WORDS '96, 1996, : 128 - 136
- [8] Combined formal refinement and model checking for real-time systems verification [J]. LANGUAGES FOR SYSTEM SPECIFICATION: SELECTED CONTRIBUTIONS ON UML, SYSTEMC, SYSTEM VERILOG, MIXED-SIGNAL SYSTEMS, AND PROPERTY SPECIFICATION FROM FDL'03, 2004, : 301 - 314
- [9] Formal verification of embedded real-time software in component-based application frameworks [J]. APSEC 2001: EIGHTH ASIA-PACIFIC SOFTWARE ENGINEERING CONFERENCE, PROCEEDINGS, 2001, : 71 - 78
- [10] Formal verification of VHDL - The model checker CV [J]. XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 95 - 98