Timed-automata semantics and analysis of UML/SPT models with coneurrency

被引:0
|
作者
Gherbi, Abdelouahed [1 ]
Khendek, Ferhat [1 ]
机构
[1] Concordia Univ, Dept Elect & Comp Engn, 1455 Maisonneuve Blvd W, Montreal, PQ H3G 1M8, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
D O I
10.1109/ISORC.2007.57
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
UML can be effectively used for the design and analysis of real-time systems. UML profiles for real-time, like the current OMG's standard UML/SPT enable the modeling of quantitative requirements such as time constraints as well as behavioral features such as concurrency. Because of the multitude of diagrams and their complexity, UML/SPT models face the challenging issue of consistency. In this paper we look into the behavioral consistency and particularly into concurrency-related properties of UML/SPT models. In order to do so, we formally define the UML/SPT concurrency domain model in terms of timed automata. As a straightforward application of this semantics, UML/SPT concurrent models can be validated using well-established model checking techniques and tools.
引用
收藏
页码:412 / +
页数:2
相关论文
共 50 条
  • [1] A timed automata semantics for real-time UML specifications
    Toetenel, H
    Roubtsova, E
    van Katwijk, J
    [J]. IEEE SYMPOSIA ON HUMAN-CENTRIC COMPUTING LANGUAGES AND ENVIRONMENTS, PROCEEDINGS, 2001, : 88 - 95
  • [2] TART: Timed-automata to real-time Java Tool
    School of ITEE, University of Queensland, St. Lucia, QLD, Australia
    不详
    [J]. Proc. - Softw. Eng. Form. Methods, SEFM, (299-309):
  • [3] Towards a Formal Semantics for UML/MARTE State Machines Based on Hierarchical Timed Automata
    Zhou, Yu
    Baresi, Luciano
    Rossi, Matteo
    [J]. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2013, 28 (01) : 188 - 202
  • [4] Towards a Formal Semantics for UML/MARTE State Machines Based on Hierarchical Timed Automata
    Yu Zhou
    Luciano Baresi
    Matteo Rossi
    [J]. Journal of Computer Science and Technology, 2013, 28 : 188 - 202
  • [5] SAMPLED SEMANTICS OF TIMED AUTOMATA
    Abdulla, Parosh Aziz
    Krcal, Pavel
    Yi, Wang
    [J]. LOGICAL METHODS IN COMPUTER SCIENCE, 2010, 6 (03)
  • [6] Towards a Formal Semantics for UML/MARTE State Machines Based on Hierarchical Timed Automata
    周宇
    Luciano Baresi
    Matteo Rossi
    [J]. Journal of Computer Science & Technology, 2013, 28 (01) : 188 - 202
  • [7] Validation of UML models via a mapping to communicating extended timed automata
    Ober, I
    Graf, S
    Ober, I
    [J]. MODEL CHECKING SOFTWARE, 2004, 2989 : 127 - 145
  • [8] Pattern Matching in Link Streams: Timed-Automata with Finite Memory
    Bertrand, Clement
    Peschanski, Frederic
    Klaudel, Hanna
    Latapy, Matthieu
    [J]. SCIENTIFIC ANNALS OF COMPUTER SCIENCE, 2018, 28 (02) : 161 - 198
  • [9] Scalable Timed-Automata Models for Traffic Light Control Systems: Challenges and Solutions in Formal Verification
    Kamput, Apipath
    Dechsupa, Chanon
    Vatanawood, Wiwat
    Pomsiri, Suttinan
    [J]. IEEE ACCESS, 2024, 12 : 124260 - 124281
  • [10] Consistency of UML/SPT models
    Gherbi, Abdelouahed
    Khendek, Ferhat
    [J]. SDL 2007: DESIGN FOR DEPENDABLE SYSTEMS, PROCEEDINGS, 2007, 4745 : 203 - 224