Novel Variation-Aware STA Methodology

被引:2
|
作者
Kuriyama, Shigeru [1 ]
Yoshikawa, Atsushi [1 ]
Tanaka, Genichi [1 ]
机构
[1] Renesas Technol Corp, Itami, Hyogo, Japan
关键词
D O I
10.1109/ASQED.2009.5206290
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A novel variation-aware STA methodology is proposed. And with 65nm process, the impact of this methodology is estimated. Statistical STA has come into use in order to consider process variation. But methodologies to consider SI such as crosstalk and PI such as voltage drop are still under investigations. In the point of PI, process variations are considered definitely [1-3]. With the power shut off circuit, it is important to recognize which part in the circuit, power routing, normal transistors, or switch transistors is most sensitive to performance. From this acknowledgement, it is necessary to control variation of most sensitive elements and develop validation flow to handle these phenomena. In this paper, process variation impact on the power shut off circuit is analyzed with circuit simulation. It is measured how the variation of transistors' gate lengths and the variation of power routing resistance affect performance. Considering this phenomena, variation-aware STA methodology of power shut off circuit is proposed. With this method, applied different factors to transistors' gate lengths and power routing resistance, the degree of performance variation margin can be reduced by 75% compared to previous method.
引用
收藏
页码:92 / 95
页数:4
相关论文
共 50 条
  • [1] A Variation-Aware Design Methodology for Distributed Arithmetic
    Lu, Yue
    Duan, Shengyu
    Halak, Basel
    Kazmierski, Tom
    ELECTRONICS, 2019, 8 (01)
  • [2] A variation-aware methodology for improved processor designs for the edge computing domain
    Rafael B. Tonetto
    Gabriel L. Nazar
    Antonio Carlos S. Beck
    Design Automation for Embedded Systems, 2025, 29 (1)
  • [3] Variation-Aware Fault Modeling
    Hopsch, Fabian
    Becker, Bernd
    Hellebrand, Sybille
    Polian, Ilia
    Straube, Bernd
    Vermeiren, Wolfgang
    Wunderlich, Hans-Joachim
    2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 87 - 93
  • [4] Variation-aware fault modeling
    Fabian Hopsch
    Bernd Becker
    Sybille Hellebrand
    Ilia Polian
    Bernd Straube
    Wolfgang Vermeiren
    Hans-Joachim Wunderlich
    Science China Information Sciences, 2011, 54 : 1813 - 1826
  • [5] Variation-aware fault modeling
    Hopsch, Fabian
    Becker, Bernd
    Hellebrand, Sybille
    Polian, Ilia
    Straube, Bernd
    Vermeiren, Wolfgang
    Wunderlich, Hans-Joachim
    SCIENCE CHINA-INFORMATION SCIENCES, 2011, 54 (09) : 1813 - 1826
  • [6] Variation-Aware Routing For FPGAs
    Sivaswamy, Satish
    Bazargan, Kia
    FPGA 2007: FIFTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, 2007, : 71 - 79
  • [7] Variation-Aware Deterministic ATPG
    Sauer, Matthias
    Polian, Ilia
    Imhof, Michael E.
    Mumtaz, Abdullah
    Schneider, Eric
    Czutro, Alexander
    Wunderlich, Hans-Joachim
    Becker, Bernd
    2014 19TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2014), 2014,
  • [8] Variation-aware fault modeling
    HOPSCH Fabian
    BECKER Bernd
    HELLEBRAND Sybille
    POLIAN Ilia
    STRAUBE Bernd
    VERMEIREN Wolfgang
    WUNDERLICH Hans-Joachim
    Science China(Information Sciences), 2011, 54 (09) : 1813 - 1826
  • [9] A variation-aware low-power coding methodology for tightly coupled buses
    Muroyama, Masanori
    Tarumi, Kosuke
    Makiyama, Koji
    Yasuura, Hiroto
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 557 - 560
  • [10] Variation-Aware Clock Network Design Methodology for Ultralow Voltage (ULV) Circuits
    Zhao, Xin
    Tolbert, Jeremy R.
    Mukhopadhyay, Saibal
    Lim, Sung Kyu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (08) : 1222 - 1234