Design and realization of high performance CMOS compatible Lateral Bipolar Transistors (CLBTs)

被引：0
|
作者：
Kumar, NR
Sankar, GK
Roy, JN
Singh, DN
机构：
来源：
PROCEEDING OF THE TENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOLS I AND II | 2000年 / 3975卷
关键词：
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
Layout techniques to improve the performance of CMOS compatible Lateral Bipolar Transistors (CLBTs) are presented The current ratio of active collector (C-1) and the unwanted substrate collector (C-2) is taken as the figure of merit for these devices. The devices with different emitter geometry were realized in a standard 0.8 mu m 5 V N-Well based twin-tub bulk CMOS process developed at authors' organization A significant improvement was observed in the performance of lateral bipolar action by increasing the emitter periphery to area ratio. The electrical characteristics of the device were analyzed and presented.
引用
收藏
页码：430 / 433
页数：4
相关论文
共 50 条
  • [1] A SPICE compatible subcircuit model for lateral bipolar transistors in a CMOS process
    MacSweeney, D
    McCarthy, KG
    Mathewson, A
    Mason, B
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (09) : 1978 - 1984
  • [2] Performance of a CMOS compatible lateral bipolar photodetector on SOI substrate
    Zhang, WQ
    Chan, MS
    Fung, SKH
    Ko, PK
    IEEE ELECTRON DEVICE LETTERS, 1998, 19 (11) : 435 - 437
  • [3] Performance of a CMOS compatible lateral bipolar photodetector on SOI substrate
    Hong Kong Univ of Science and, Technology, Kowloon, Hong Kong
    IEEE Electron Device Lett, 11 (435-437):
  • [4] RF Bipolar Transistors in CMOS compatible technologies
    Sun, ISM
    Ng, WT
    Mok, PKT
    Mochizuki, H
    Shinomura, K
    Imai, H
    Ishikawa, A
    Saito, N
    Miyashita, K
    Tamura, S
    Takasuka, K
    PROCEEDINGS 2001 IEEE HONG KONG ELECTRON DEVICES MEETING, 2001, : 108 - 111
  • [5] CMOS COMPATIBLE SHORTED ANODE AUXILIARY CATHODE LATERAL INSULATED GATE BIPOLAR-TRANSISTORS
    NARAYANAN, EMS
    AMARATUNGA, GAJ
    MILNE, WI
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (10) : 1880 - 1883
  • [6] PARASITIC LATERAL BIPOLAR-TRANSISTORS IN CMOS
    DEFERM, L
    CLAEYS, C
    MERTENS, R
    SOLID-STATE ELECTRONICS, 1989, 32 (02) : 103 - 109
  • [7] HIGH-PERFORMANCE BIPOLAR-TRANSISTORS IN CMOS PROCESS
    SULLIVAN, PA
    ELLSWORTH, DL
    JIANG, XL
    DENG, PD
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (10) : 1679 - 1680
  • [8] ANALYSIS OF CMOS-COMPATIBLE LATERAL INSULATED BASE TRANSISTORS
    NARAYANAN, EMS
    AMARATUNGA, GAJ
    MILNE, WI
    HUMPHREY, JI
    HUANG, Q
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (07) : 1624 - 1632
  • [9] Improved silicon cochlea using compatible lateral bipolar transistors
    vanSchaik, A
    Fragniere, E
    Vittoz, E
    ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 8: PROCEEDINGS OF THE 1995 CONFERENCE, 1996, 8 : 671 - 677
  • [10] PERFORMANCE EVALUATION OF CMOS COMPATIBLE BIPOLAR-TRANSISTORS AND VERTICAL JUNCTION FETS FOR ADVANCED VLSI TECHNOLOGY
    NOUAILHAT, A
    MOUIS, M
    MARTY, A
    GRANIER, A
    DEGORS, N
    KIRTSCH, J
    CHANTRE, A
    ELECTRONICS LETTERS, 1992, 28 (23) : 2195 - 2196
12345