A comprehensive physics based surface potential and drain current model for SiGe channel dual programmable FETs

被引:2
|
作者
Pandey, Priyanka [1 ]
Kaur, Harsupreet [1 ]
机构
[1] Univ Delhi, Dept Elect Sci, South Campus, New Delhi, India
关键词
analytical model; dual programmable transistors; mole fraction; Schottky barrier; silicon-germanium; simulation; RECONFIGURABLE NANOWIRE ELECTRONICS; PERFORMANCE; TRANSISTORS; MOSFET;
D O I
10.1088/1361-6641/ac5fdc
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the present work, a comprehensive analytical model for surface potential and drain current has been developed for double gate silicon-germanium channel dual programmable FETs (SiGe-DP-FET) which is capable to conduct both in n- as well as p-modes. The developed model accurately predicts the impact of mole fraction (m) variation in Si(1 - m)Ge (m) channel on various device characteristics such as energy band, surface potential, electric field, drain current, and transconductance. While deriving the surface potential expression, the active SiGe channel is bifurcated in three regions such that regions I and III denote the two gated regions while region II denotes the ungated region. Further, in order to compute the expression for surface potential, 2D Poisson's equation has been solved in gated regions while linear approximation has been applied in ungated region and subsequently, the drain current expression has been obtained by integrating the band-to-band generation rate of charge carriers across the source side Schottky junctions. Moreover, in order to validate the proposed model, the analytical results are compared and verified with 2D TCAD ATLAS simulated results and it has been observed that the results obtained using proposed model match well with the simulated results.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] Surface-Potential-Based Drain Current Model of Gate-All-Around Tunneling FETs
    Chen, Zhanhang
    Shan, Haoliang
    Ding, Ziyi
    Wu, Xia
    Cen, Xiaolin
    Ma, Xiaoyu
    Deng, Wanling
    Huang, Junkai
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2024, 12 : 948 - 955
  • [2] Analytical surface potential based drain current model for nanoscale strained-Si/SiGe MOSFET
    Batwani, Himanshu
    Gaur, Mayank
    Kumar, M. Jagadesh
    PROCEEDINGS OF THE 2007 INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES: IWPSD-2007, 2007, : 212 - 216
  • [3] A surface potential based subthreshold drain current model for short-channel MOS transistors
    Baishya, S.
    Mallik, A.
    Sarkar, C. K.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2007, 22 (09) : 1066 - 1069
  • [4] A surface potential based drain current model for short-channel MOSFETs in subthreshold regime
    Baishya, S.
    Mallik, A.
    Sarkar, C. K.
    PROCEEDINGS OF THE 2007 INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES: IWPSD-2007, 2007, : 174 - +
  • [5] Physics-based Scalable Compact Model for Terminal Charge, Intrinsic Capacitance and Drain Current in Nanosheet FETs
    Singh, Aishwarya
    Ganeriwala, Mohit D.
    Mohapatra, Nihar Ranj An
    8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 580 - 582
  • [6] A subthreshold surface potential and drain current model for lateral asymmetric channel (LAC) MOSFETs
    Baishya, S.
    Chakraborty, S.
    Mallik, A.
    Sarkar, C. K.
    IETE JOURNAL OF RESEARCH, 2006, 52 (05) : 379 - 390
  • [7] Analytical Surface Potential and Drain Current Models of Dual-Metal-Gate Double-Gate Tunnel-FETs
    Prabhat, Vishwa
    Dutta, Aloke K.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (05) : 2190 - 2196
  • [8] Surface-Potential-Based Drain Current Model for Ambipolar Organic TFTs
    He, Hongyu
    Yin, Junli
    Lin, Xinnan
    Zhang, Shengdong
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 11 - 17
  • [9] A surface potential based drain current model for asymmetric double gate MOSFETs
    Dutta, Pradipta
    Syamal, Binit
    Mohankumar, N.
    Sarkar, C. K.
    SOLID-STATE ELECTRONICS, 2011, 56 (01) : 148 - 154
  • [10] A Compact Physics-Based Surface Potential and Drain Current Model for an S/D Spacer-Based DG-RFET
    Bhattacharjee, Abhishek
    Dasgupta, Sudeb
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (02) : 448 - 455