Translation UML diagrams into Verilog

被引:20
|
作者
Bazydlo, Grzegorz [1 ]
Adamski, Marian [1 ]
Stefanowicz, Lukasz [1 ]
机构
[1] Univ Zielona Gora, Zielona Gora, Poland
关键词
UML; state machine diagram; logic controller; Hierarchical Concurrent Finite State Machine (HCFSM); Verilog; MICROPROGRAMMED CONTROLLERS; HYPERGRAPHS; REDUCTION; LENGTH;
D O I
10.1109/HSI.2014.6860487
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The paper presents a method of using the UML state machine diagrams for specification of programs of logic controllers. The proposed method allows transformation from UML state machine diagram, using temporal Hierarchical Concurrent Finite State Machine (HCFSM) model, into Verilog hardware specification. The generated behavioral description in Hardware Description Language can afterwards be simulated, synthesized and implemented into e.g. FPGA device. A practical example illustrating the successive stages of the proposed method was also presented.
引用
收藏
页码:267 / 271
页数:5
相关论文
共 50 条
  • [1] Automated translation of UML class diagrams
    Gambe, Bessaac
    Thomas, Anitta
    2024 7TH INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE, BIG DATA, COMPUTING AND DATA COMMUNICATION SYSTEMS, ICABCD 2024, 2024,
  • [2] UML interaction diagrams:: Correct translation of sequence diagrams into collaboration diagrams
    Cordes, B
    Hölscher, K
    Kreowski, HJ
    APPLICATIONS OF GRAPH TRANSFORMATIONS WITH INDUSTRIAL RELEVANCE, 2003, 3062 : 275 - 291
  • [3] A tool to support Bluespec System Verilog coding based on UML diagrams
    Durand, Sergio H. M.
    Bonato, Vanderlei
    38TH ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2012), 2012, : 4670 - 4675
  • [4] Automatic Translation of UML Sequence Diagrams into PEPA Models
    Tribastone, Mirco
    Gilmore, Stephen
    QUANTITATIVE EVALUATION OF SYSTEMS: QEST 2008, PROCEEDINGS, 2008, : 205 - 214
  • [5] Automatic translation UML activity diagrams to Petri net
    Vladimiriovich, Markov Alexandr
    Alexandrovich, Voevoda Alexandr
    Olegovich, Romannikov Dmitry
    2015 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON), 2015,
  • [6] From UML Diagrams to Simulink Models: a Precise and Verified Translation
    Costa, Andrei
    Cavalheiro, Simone
    Foss, Luciana
    Ribeiro, Leila
    30TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, VOLS I AND II, 2015, : 1547 - 1552
  • [7] AN UML ACTIVITIES DIAGRAMS TRANSLATION INTO EVENT B SUPPORTING THE SPECIFICATION AND THE VERIFICATION OF WORKFLOW APPLICATION MODELS From UML Activities Diagrams to Event B
    Ben Ayed, Leila Jemni
    Hamdi, Najet
    Hlaoui, Yousra Bendaly
    ICSOFT 2010: PROCEEDINGS OF THE FIFTH INTERNATIONAL CONFERENCE ON SOFTWARE AND DATA TECHNOLOGIES, VOL 2, 2010, : 329 - 332
  • [8] Translation of UML 2 Activity Diagrams into Finite State Machines for Model Checking
    Raschke, Alexander
    2009 35TH EUROMICRO CONFERENCE ON SOFTWARE ENGINEERING AND ADVANCED APPLICATIONS, PROCEEDINGS, 2009, : 149 - 154
  • [9] UML Miner: a tool for mining UML diagrams
    Ardimento, Pasquale
    Aversano, Lerina
    Bernardi, Mario Luca
    Carella, Vito Alessandro
    Cimitile, Marta
    Scalera, Michele
    2023 ACM/IEEE INTERNATIONAL CONFERENCE ON MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS COMPANION, MODELS-C, 2023, : 30 - 34
  • [10] Connection between UML use case diagrams and UML class diagrams: a matrix proposal
    Alturas, Braulio
    INTERNATIONAL JOURNAL OF COMPUTER APPLICATIONS IN TECHNOLOGY, 2023, 72 (03) : 161 - 168