An energy-efficient coarse grained spatial architecture for convolutional neural networks AlexNet

被引:2
|
作者
Zhao, Boya [1 ]
Wang, Mingjiang [1 ]
Liu, Ming [1 ]
机构
[1] Harbin Inst Technol, HIT Campus, Shenzhen, Guangdong, Peoples R China
来源
IEICE ELECTRONICS EXPRESS | 2017年 / 14卷 / 15期
关键词
convolutional neural network; accelerator; AlexNet;
D O I
10.1587/elex.14.20170595
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose a CGSA (Coarse Grained Spatial Architecture) which processes different kinds of convolution with high performance and low energy consumption. The architecture's 16 coarse grained parallel processing units achieve a peak 152 GOPS running at 500MHz by exploiting local data reuse of image data, feature map data and filter weights. It achieves 99 frames/s on the convolutional layers of the AlexNet benchmark, consuming 264mW working at 500MHz and 1V. We evaluated the architecture by comparing some recent CNN's accelerators. The evaluation result shows that the proposed architecture achieves 3x energy efficiency and 3.5x area efficiency than existing work of the similar architecture and technology proposed by Chen.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks
    Chen, Yu-Hsin
    Emer, Joel
    Sze, Vivienne
    [J]. 2016 ACM/IEEE 43RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2016, : 367 - 379
  • [2] An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks
    Wang, Yizhi
    Lin, Jun
    Wang, Zhongfeng
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (02) : 280 - 293
  • [3] A Reconfigurable Spatial Architecture for Energy-Efficient Inception Neural Networks
    Luo, Lichuan
    Kang, Wang
    Liu, Junzhan
    Zhang, He
    Zhang, Youguang
    Liu, Dijun
    Ouyang, Peng
    [J]. IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2023, 13 (01) : 7 - 20
  • [4] CORAL: Coarse-grained Reconfigurable Architecture for ConvoLutional Neural Networks
    Yuan, Zhe
    Liu, Yongpan
    Yue, Jinshan
    Li, Jinyang
    Yang, Huazhong
    [J]. 2017 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2017,
  • [5] SLIT: An Energy-Efficient Reconfigurable Hardware Architecture for Deep Convolutional Neural Networks
    Tran, Thi Diem
    Nakashima, Yasuhiko
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2021, E104C (07) : 319 - 329
  • [6] A Heterogeneous and Reconfigurable Embedded Architecture for Energy-Efficient Execution of Convolutional Neural Networks
    Luebeck, Konstantin
    Bringmann, Oliver
    [J]. ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2019, 2019, 11479 : 267 - 280
  • [7] A flexible and energy-efficient coarse-grained reconfigurable architecture for mobile systems
    Heysters, P
    Smit, G
    Molenkamp, E
    [J]. JOURNAL OF SUPERCOMPUTING, 2003, 26 (03): : 283 - 308
  • [8] Customizable Coarse-grained Energy-efficient Reconfigurable Packet Processing Architecture
    Badawi, Mohammad
    Hemani, Ahmed
    Lu, Zhonghai
    [J]. PROCEEDINGS OF THE 2014 IEEE 25TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2014), 2014, : 30 - 35
  • [9] A Flexible and Energy-Efficient Coarse-Grained Reconfigurable Architecture for Mobile Systems
    Paul Heysters
    Gerard Smit
    Egbert Molenkamp
    [J]. The Journal of Supercomputing, 2003, 26 : 283 - 308
  • [10] Energy-Efficient Architecture for FPGA-based Deep Convolutional Neural Networks with Binary Weights
    Duan, Yunzhi
    Li, Shuai
    Zhang, Ruipeng
    Wang, Qi
    Chen, Jienan
    Sobelman, Gerald E.
    [J]. 2018 IEEE 23RD INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2018,