Implementation of High Performance IEEE 754-Posit Conversion Hardware

被引:1
|
作者
Mathis, Brett [1 ]
Stine, James E. [1 ]
机构
[1] Oklahoma State Univ, Sch Elect & Comp Engn, VLSI Comp Architecture Res Grp, Stillwater, OK 74078 USA
关键词
D O I
10.1109/ISCAS48785.2022.9937426
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper demonstrates the implementation of conversion hardware between floating-point operands in the standardized IEEE 754 format to those in a Posit type-III unum format, as well as the reverse conversion from the Posit format to IEEE 754. High performance conversion between the two standards will encourage the use of dual-mode systems where IEEE 754 and Posit architectures can be used interchangeably when they are advantageous to each other, respectively. High performance, structural RTL architecture is shown in comparison to behavioral architecture in existing literature, yielding significant performance improvements. Synthesis comparisons to existing behavioral architectures are shown for standard IEEE 754 precisions and their closest Posit analogues. Results are given in cmos32soi 32nm MTCMOS technology using ARM-based standard-cells and commercial EDA toolsets.
引用
收藏
页码:934 / 937
页数:4
相关论文
共 50 条
  • [1] Empirical analysis of IEEE 754 and Posit in statistical methods
    Ciocirlan, Stefan-Dan
    Ebru, Resul
    Rughinis, Razvan-Victor
    Vrejoiu, Mihnea
    CONTROL ENGINEERING AND APPLIED INFORMATICS, 2023, 25 (01): : 59 - 68
  • [2] Unified Posit/IEEE-754 Vector MAC Unit for Transprecision Computing
    Crespo, Luis
    Tomas, Pedro
    Roma, Nuno
    Neves, Nuno
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (05) : 2478 - 2482
  • [3] Area-Efficient Iterative Logarithmic Approximate Multipliers for IEEE 754 and Posit Numbers
    Kim, Sunwoong
    Norris, Cameron J.
    Oelund, James I.
    Rutenbar, Rob A.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (03) : 455 - 467
  • [4] EMPIRICAL ANALYSIS OF IEEE754, FIXED-POINT AND POSIT IN LOW PRECISION MACHINE LEARNING
    Ciocirlan, Stefan-Dan
    Neacs, Teodor-Andrei
    Rughinis, Razvan-Victor
    UNIVERSITY POLITEHNICA OF BUCHAREST SCIENTIFIC BULLETIN SERIES C-ELECTRICAL ENGINEERING AND COMPUTER SCIENCE, 2023, 85 (03): : 13 - 24
  • [5] Vhdl Implementation Of IEEE 754 Floating Point Unit
    Anjanasasidharan
    Nagarajan, P.
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [6] EMPIRICAL ANALYSIS OF IEEE754, FIXED-POINT AND POSIT IN LOW PRECISION MACHINE LEARNING
    Ciocîrlan, Ștefan-Dan
    Neacșu, Teodor-Andrei
    Rughiniș, Răzvan-Victor
    UPB Scientific Bulletin, Series C: Electrical Engineering and Computer Science, 2023, 85 (03): : 13 - 24
  • [7] Hardware Implementation of Floating-point Operating Devices by Using IEEE-754 Binary Arithmetic Standard
    San, Aung Myo
    Yakunin, A. N.
    PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 1624 - 1630
  • [8] Efficient pipelined FFT hardware design for IEEE 754 single precision computing
    Sharma, Manoj
    Kumar, Shivam
    Priyadarshi, Prakhar
    Goyal, Vishal
    JOURNAL OF INFORMATION & OPTIMIZATION SCIENCES, 2022, 43 (03): : 629 - 634
  • [9] RF2P: A Lightweight RISC Processor Optimized for Rapid Migration from IEEE-754 to Posit
    Oh, Hyun Woo
    An, Seongmo
    Jeong, Won Sik
    Lee, Seung Eun
    2023 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, ISLPED, 2023,
  • [10] FPGA Implementation of IEEE-754 Floating Point Karatsuba Multiplier
    Kodali, Ravi Kishore
    Gundabathula, Satya Kesav
    Boppana, Lakshmi
    2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 300 - 304