Network Coding in Networks-on-Chip with Lossy Links

被引:1
|
作者
Vonbun, Michael [1 ]
Nguyen Anh Vu Doan [1 ]
Wild, Thomas [1 ]
Herkersdorf, Andreas [1 ]
机构
[1] Tech Univ Munich, Chair Integrated Syst, Munich, Germany
来源
ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2019 | 2019年 / 11479卷
关键词
D O I
10.1007/978-3-030-18656-2_23
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Providing a reliable and efficient communication infrastructure becomes more important and more demanding for current and future Many-core System-on-Chips. The increased amount of communication partners demands for efficient resource usage. At the same time, an ongoing feature size reduction and supply-voltage level reduction renders the SoC vulnerable to bit errors. Our work aims at providing a generalized analysis of network-coded Networks-on-Chip with multicast support and unreliable links. We compare network-coded with dimension-routed NoCs in terms of their hop counts and achievable long-term rates. The results show that for an 8x8 2D-mesh setup, network-coding yields a 1.7x to 8.3x better hop count and can achieve a 1.2x to 3.7x higher rate as dimension-routed 8x8 NoCs for bit error probabilities of 10(-12) to 10(-3) and 10% multicast traffic.
引用
收藏
页码:308 / 321
页数:14
相关论文
共 50 条
  • [1] Enhancing Robustness and Reliability of Networks-on-Chip with Network Coding
    Haase, Julian
    Jaster, Sebastian
    Franz, Elke
    Goehringer, Diana
    2023 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE, NORCAS, 2023,
  • [2] Network Adapter for Secure Networks-on-Chip
    Haase, Julian
    Volkens, Nico
    Goehringer, Diana
    2024 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, IPDPSW 2024, 2024, : 192 - 192
  • [3] Networks-on-Chip With Double-Data-Rate Links
    Psarras, Anastasios
    Moisidis, Savvas
    Nicopoulos, Chrysostomos
    Dimitrakopoulos, Giorgos
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (12) : 3103 - 3114
  • [4] Network Adapter for Secure Networks-on-Chip
    Haase, Julian
    Volkens, Nico
    Gohringer, Diana
    2024 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2024, 2024,
  • [5] Scalable Networks-on-Chip with Elastic Links Demarcated by Decentralized Routers
    Yasudo, Ryota
    Matsutani, Hiroki
    Koibuchi, Michihiro
    Amano, Hideharu
    Nakamura, Tadao
    IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (04) : 702 - 716
  • [6] Design Tradeoffs of Long Links in Hierarchical Tiled Networks-on-Chip
    Manevich, Ran
    Polishuk, Leon
    Cidon, Israel
    Kolodny, Avinoam
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 769 - 776
  • [7] Low-Power Coding for Networks-on-Chip with Virtual Channels
    Garcia-Ortiz, Alberto
    Indrusiak, Leandro S.
    Murgan, Tudor
    Glesner, Manfred
    JOURNAL OF LOW POWER ELECTRONICS, 2009, 5 (01) : 77 - 84
  • [8] Fault-Tolerant Network Interfaces for Networks-on-Chip
    Fiorin, Leandro
    Sami, Mariagiovanna
    IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2014, 11 (01) : 16 - 29
  • [9] Wireless on Networks-on-Chip
    Taskin, Baris
    2013 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2013,
  • [10] Routerless Networks-on-Chip
    Alazemi, Fawaz
    Azizimazreah, Arash
    Bose, Bella
    Chen, Lizhong
    2018 24TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2018, : 492 - 503