Analog fault diagnosis in nonlinear DC circuits with an evolutionary algorithm

被引:0
|
作者
Augusto, JAS [1 ]
Almeida, CFB [1 ]
机构
[1] Univ Tecn Lisboa, IST, INESC, P-1000029 Lisbon, Portugal
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper we present a technique for analog fault diagnosis (AFD)based on an evolutionary algorithm. The nonlinear DC circuit equations are written with modified nodal analysis (MNA), Parametric fault models and/or fault compensation models are implemented for linear circuit elements and for common nonlinear devices (diodes, BJTs, MOSFETs, OPAMPs), The diagnosis is performed by solving a nonlinear program (NLP) built with the circuit equations, with the measurements taken in the circuit and with the tolerances of the circuit elements and devices. This NLP is solved by minimizing a function of the fault variables and of the unknown circuit variables, with an evolutionary algorithm. The population in the evolutionary algorithm consists of subpopulations (with one or more individuals) each of them related to a specific fault. The technique was implemented with a suite of Perl programs and was applied to several examples. Some conclusions on the effectiveness and robustness of the evolutionary algorithm to perform analog fault diagnosis are presented.
引用
收藏
页码:609 / 616
页数:8
相关论文
共 50 条
  • [1] Efficient DC fault simulation of nonlinear analog circuits
    Tian, MW
    Shi, CJR
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 899 - 904
  • [2] Evolutionary stimuli selection for fault diagnosis in analog circuits
    Korzybski, Marek
    Ossowski, Marek
    [J]. PRZEGLAD ELEKTROTECHNICZNY, 2011, 87 (10): : 167 - 170
  • [3] State estimation and fault diagnosis for nonlinear analog circuits
    Ma Hong-guang
    Li Geng
    Han Chong-zhao
    [J]. 2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 266 - +
  • [4] New Aspects of Fault Diagnosis of Nonlinear Analog Circuits
    Tadeusiewicz, Michal
    Halgas, Stanislaw
    Kuczynski, Andrzej
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2015, 61 (01) : 83 - 93
  • [5] AN EFFICIENT DC FAULT SIMULATION ALGORITHM FOR NONLINEAR CIRCUITS
    林华
    凌燮亭
    潘明德
    [J]. Journal of Electronics(China), 1986, (02) : 90 - 97
  • [6] Catastrophic Fault Diagnosis of a Certain Class of Nonlinear Analog Circuits
    Tadeusiewicz, Michal
    Kuczynski, Andrzej
    Halgas, Stanislaw
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2015, 34 (02) : 353 - 375
  • [7] Catastrophic Fault Diagnosis of a Certain Class of Nonlinear Analog Circuits
    Michał Tadeusiewicz
    Andrzej Kuczyński
    Stanisław Hałgas
    [J]. Circuits, Systems, and Signal Processing, 2015, 34 : 353 - 375
  • [8] SYMBOLIC SIMULATORS FOR THE FAULT-DIAGNOSIS OF NONLINEAR ANALOG CIRCUITS
    MANETTI, S
    PICCIRILLI, MC
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1993, 3 (01) : 59 - 72
  • [9] Integer Algorithm: A Useful Tool for Fault Diagnosis of Analog Circuits
    Tadeusiewicz, Michal
    Halgas, Stanislaw
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 42 (09) : 5121 - 5141
  • [10] Fault Diagnosis of Analog Circuits Using Extension Genetic Algorithm
    Wang, Meng-Hui
    Chao, Kuei-Hsiang
    Chung, Yu-Kuo
    [J]. ADVANCES IN SWARM INTELLIGENCE, PT 1, PROCEEDINGS, 2010, 6145 : 453 - 460