Low-Power H.264 Video Compression Architectures for Mobile Communication

被引:24
|
作者
Bahari, Asral [1 ]
Arslan, Tughrul [2 ]
Erdogan, Ahmet T. [2 ]
机构
[1] Univ Malaysia UniMAP, Sch Microelect Engn, Jejawi 02600, Perlis, Malaysia
[2] Univ Edinburgh, Sch Engn, Edinburgh EH9 3JL, Midlothian, Scotland
关键词
Low-power design; motion estimation (ME); video coding; VLSI architecture; MOTION ESTIMATION; DESIGN; ALGORITHM;
D O I
10.1109/TCSVT.2009.2022779
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a method to reduce the computation and memory access for variable block size motion estimation (ME) using pixel truncation. Previous work has focused on implementing pixel truncation using a fixed-block-size (16x16 pixels) ME. However, pixel truncation fails to give satisfactory results for smaller block partitions. In this paper, we analyze the effect of truncating pixels for smaller block partitions and propose a method to improve the frame prediction. Our method is able to reduce the total computation and memory access compared to conventional full-search method without significantly degrading picture quality. With unique data arrangement, the proposed architectures are able to save up to 53% energy compared to the conventional full-search architecture. This makes such architectures attractive for H.264 application in future mobile devices.
引用
收藏
页码:1251 / 1261
页数:11
相关论文
共 50 条
  • [1] Low-power H.264 video decoder with graceful degradation
    Bourge, A
    Jung, J
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2004, PTS 1 AND 2, 2004, 5308 : 372 - 383
  • [2] A LOW-POWER VIDEO RECORDING SYSTEM WITH H.264/AVC AND LIGHT-WEIGHT COMPRESSION
    Kim, Hyun
    Rhee, Chae Eun
    Lee, Hyuk-Jae
    2013 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2013, : 183 - 188
  • [3] A LOW-POWER DESIGN OF QUANTIZATION FOR H.264 VIDEO CODING STANDARD
    Michael, Michael N.
    Hsu, Kenneth W.
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 201 - +
  • [4] A Low-Power Hybrid Video Recording System with H.264/AVC and Light-Weight Compression
    Kim, Hyun
    Rhee, Chae Eun
    Lee, Hyuk-Jae
    CONFERENCE RECORD OF THE 2014 FORTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2014, : 2160 - 2162
  • [5] A low-power H.264/AVC decoder
    Lin, TA
    Liu, TM
    Lee, CY
    2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test (VLSI-TSA-DAT), Proceedings of Technical Papers, 2005, : 283 - 286
  • [6] Low-power and low-complexity architecture for H.264/AVC video decoder
    Chen, Li-Hsun
    Chen, Oscal T. -C.
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1027 - 1030
  • [7] A low-power deblocking filter architecture for H.264 advanced video coding
    Kim, Jaemoon
    Na, Sangkown
    Kyung, Chong-Min
    VLSI-SOC 2007: PROCEEDINGS OF THE 2007 IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, 2007, : 190 - +
  • [8] FPGA based architectures for H.264/AVC video compression standard
    Agostini, Luciano Volcan
    Bampi, Sergio
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 957 - +
  • [9] A Low-Power Video Recording System With Multiple Operation Modes for H.264 and Light-Weight Compression
    Kim, Hyun
    Rhee, Chae Eun
    Lee, Hyuk-Jae
    IEEE TRANSACTIONS ON MULTIMEDIA, 2016, 18 (04) : 603 - 613
  • [10] H.264/AVC data partitioning for mobile video communication
    Stockhammer, T
    Bystrom, M
    ICIP: 2004 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1- 5, 2004, : 545 - 548