Three-phase phase-locked loop algorithm and application to a static synchronous compensator

被引:0
|
作者
Lobo da Fonseca, Jean Marcos [1 ]
de Araujo Lima, Francisco Kleber [1 ]
Tofoli, Fernando Lessa [2 ]
Castelo Branco, Carlos Gustavo [1 ]
机构
[1] Univ Fed Ceara, Dept Elect Engn, Fortaleza, Ceara, Brazil
[2] Univ Fed Sao Joao del Rei, Dept Elect Engn, Sao Joao Del Rei, Brazil
关键词
Grid synchronization; Phase-locked loop; Power converters; Power quality; STATCOM; REFERENCE FRAME PLL; SRF-PLL; IMPLEMENTATION; CONVERTERS; DESIGN; MODEL;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work presents a phase-locked loop (PLL) algorithm for the detection of positive-sequence and negative sequence grid voltages in three-phase systems. Since it employs an adaptive filter (AF), it is possible to track the fundamental component of the grid voltages accurately even in the presence of harmonics, subharmonics, and interharmonics. This aspect is of major concern for practical applications, especially because some popular algorithms present limited performance in such scenarios, e.g., the decoupled double synchronous reference frame PLL (DDSRF-PLL) and double second-order generalized integrator frequency-locked loop (DSOGI-FLL). A thorough comparison among the proposed method and other similar structures is presented in terms of steadystate and dynamic behaviors to show that the introduced PLL presents high immunity to power quality disturbances. Unfortunately, a possible drawback lies in the slow dynamic response due to the AF. In order to verify the applicability of the proposed approach, it is also incorporated to the control structure of a grid-connected power converter operating as a static synchronous compensator (STATCOM). This converter aims at regulating the ac voltage at the point of common coupling (PCC) and power factor correction. A detailed mathematical analysis is presented and experimental results are also discussed to validate the theoretical assumptions. ABSTRACT This work presents a phase-locked loop (PLL) algorithm for the detection of positive-sequence and negative sequence grid voltages in three-phase systems. Since it employs an adaptive filter (AF), it is possible to track the fundamental component of the grid voltages accurately even in the presence of harmonics, subharmonics, and interharmonics. This aspect is of major concern for practical applications, especially because some popular algorithms present limited performance in such scenarios, e.g., the decoupled double synchronous reference frame PLL (DDSRF-PLL) and double second-order generalized integrator frequency-locked loop (DSOGI-FLL). A thorough comparison among the proposed method and other similar structures is presented in terms of steadystate and dynamic behaviors to show that the introduced PLL presents high immunity to power quality disturbances. Unfortunately, a possible drawback lies in the slow dynamic response due to the AF. In order to verify the applicability of the proposed approach, it is also incorporated to the control structure of a grid-connected power converter operating as a static synchronous compensator (STATCOM). This converter aims at regulating the ac voltage at the point of common coupling (PCC) and power factor correction. A detailed mathematical analysis is presented and experimental results are also discussed to validate the theoretical assumptions.
引用
收藏
页数:19
相关论文
共 50 条
  • [1] Three-phase phase-locked loop algorithm and application to a static synchronous compensator
    da Fonseca, Jean Marcos Lobo
    Lima, Francisco Kleber de Araújo
    Tofoli, Fernando Lessa
    Branco, Carlos Gustavo Castelo
    [J]. Electric Power Systems Research, 2021, 192
  • [2] Control of Distribution Static Compensator Using Three-phase Enhanced Phase-locked Loop
    Patel, Sanjay Kumar
    Arya, Sabha Raj
    Maurya, Rakesh
    Singh, Bhim
    [J]. ELECTRIC POWER COMPONENTS AND SYSTEMS, 2016, 44 (13) : 1515 - 1529
  • [3] Discrete phase-locked loop for three-phase systems
    Escobar, G.
    Ho, C. N. M.
    Pettersson, S.
    Vazquez, G.
    Ordonez-Lopez, E. E.
    [J]. IECON 2014 - 40TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2014, : 4947 - 4953
  • [4] A novel three-phase software phase-locked loop
    Phipps, William S.
    Duke, Richard M.
    Harrison, Michael J.
    [J]. 2006 12TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE, VOLS 1-4, 2006, : 1190 - +
  • [5] High-bandwidth three-phase phase-locked loop
    Furlan, Ivan
    Balemi, Silvano
    [J]. IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE 2010), 2010, : 1627 - 1632
  • [6] A New Phase-Locked Loop System for Three-Phase Applications
    Karimi-Ghartemani, Masoud
    Mojiri, Mohsen
    Safaee, Alireza
    Walseth, Jan Age
    Khajehoddin, Sayed Ali
    Jain, Praveen
    Bakhshai, Alireza
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2013, 28 (03) : 1208 - 1218
  • [7] A New Phase-Locked Loop Method for Three-Phase System
    Zhao, Hongyan
    Zheng, Trillion Q.
    Li, Yan
    Li, Hong
    [J]. 2016 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2016,
  • [8] A Novel Three-Phase Software Phase-Locked Loop Based on Frequency-Locked Loop and Initial Phase Angle Detection Phase-Locked Loop
    Wang, Liang
    Jiang, Qirong
    Hong, Lucheng
    [J]. 38TH ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2012), 2012, : 150 - 155
  • [9] The Control Strategy Study of Three-phase Phase-locked Loop
    Xu Bei
    Su Bin
    Lin Zhiwei
    Jiang Danyu
    [J]. PROCEEDINGS OF THE 35TH CHINESE CONTROL CONFERENCE 2016, 2016, : 5885 - 5889
  • [10] An Efficient Phase-Locked Loop for Distorted Three-Phase Systems
    Cao, Yijia
    Yu, Jiaqi
    Xu, Yong
    Li, Yong
    Yu, Jingrong
    [J]. ENERGIES, 2017, 10 (03):