Real-time MPEG2 encoding and decoding with a dual-issue RISC processor

被引：1
|
作者：
Yamada, A
Yoshida, T
Holmann, E
Matsumura, T
Uramoto, S
机构：
来源：
PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1997年
关键词：
D O I：
10.1109/CICC.1997.606617
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A single chip system for real-time encoding and decoding for MPEG2, except for motion estimation, can be created by integrating two 250MHz dual issue RISC processor cotes with a small dedicated hardware for the variable length encoding/decoding (VLC/VLD) and block loading process. The estimated area for the encoder, 27.7mm(2) using a 0.3-micrometer CMOS process, is 20% smaller than that of the dedicated hardware approach. An approach that uses dual issue RISC processors has the advantage of a smaller chip area and also that of being very easy to program for multimedia applications.
引用
收藏
页码：225 / 228
页数：4
相关论文
共 50 条
  • [1] A real-time MPEG2 encoding and decoding architecture with a dual-issue RISC processor
    Yamada, A
    Yoshida, T
    Matsumura, T
    Uramoto, S
    Tsuchihashi, K
    Holmann, E
    IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (09) : 1382 - 1390
  • [2] Real-time MPEG-2 software decoding with a dual-issue RISC processor
    Holmann, E
    Yamada, A
    Yoshida, T
    Uramoto, S
    VLSI SIGNAL PROCESSING, IX, 1996, : 105 - 114
  • [3] Single chip dual-issue RISC processor for real-time MPEG-2 software decoding
    Holmann, E
    Yoshida, T
    Yamada, A
    Uramoto, SI
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 18 (02): : 155 - 165
  • [4] Single Chip Dual–Issue RISC Processor for Real–Time MPEG–2 Software Decoding
    Edgar Holmann
    Toyohiko Yoshida
    Akira Yamada
    Shin–ichi Uramoto
    Journal of VLSI signal processing systems for signal, image and video technology, 1998, 18 : 155 - 165
  • [5] A real-time digital VCR encode decode and MPEG-2 decode LSI implemented on a dual-issue RISC processor
    Mohri, A
    Yamada, A
    Yoshida, T
    Sato, H
    Takata, H
    Nakakimura, K
    Hashizume, M
    Shimotsuma, Y
    Tsuchihashi, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (07) : 992 - 1000
  • [6] A dual-issue RISC processor for multimedia signal processing
    Sato, H
    Yoshida, T
    Matsuo, M
    Kengaku, T
    Tsuchihashi, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (09) : 1374 - 1381
  • [7] A scalable chip set for MPEG2 real-time encoding
    Ngai, A
    Sutton, J
    Boice, C
    Gebler, C
    DIGEST OF PAPERS: COMPCON SPRING 96, FORTY-FIRST IEEE COMPUTER SOCIETY INTERNATIONAL CONFERENCE - INTELLECTUAL LEVERAGE, 1996, : 193 - 198
  • [8] A dual-issue RISC processor for multimedia signal processing
    Sato, H
    Holmann, E
    Yoshida, T
    Matsuo, M
    Kengaku, T
    1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 591 - 594
  • [9] Silicon implementation of a parametric vector datapath for real-time MPEG2 encoding
    Chouliaras, VA
    Nunez-Yanez, JL
    Agha, S
    Proceedings of the Sixth IASTED International Conference on Signal and Image Processing, 2004, : 298 - 303
  • [10] MPEG2 decoding complexity regulation for a media processor
    Lan, TH
    Chen, YW
    Zhong, Z
    2001 IEEE FOURTH WORKSHOP ON MULTIMEDIA SIGNAL PROCESSING, 2001, : 193 - 198
12345