Investigation of Scaling and Temperature Effects in Total Ionizing Dose (TID) Experiments in 65 nm CMOS

被引:0
|
作者
Chevas, Loukas [1 ]
Nikolaou, Aristeidis [1 ]
Bucher, Matthias [1 ]
Makris, Nikolaos [1 ]
Papadopoulou, Alexia [1 ]
Zografos, Apostolos [1 ]
Borghello, Giulio [2 ,4 ]
Koch, Henri D. [3 ,4 ]
Faccio, Federico [4 ]
机构
[1] Tech Univ Crete, Sch Elect & Comp Engn, Khania 73100, Greece
[2] Univ Udine, DPIA, I-33100 Udine, Italy
[3] Univ Mons, SEMi, B-7000 Mons, Belgium
[4] CERN, EP Dept, CH-1211 Geneva, Switzerland
关键词
Analog parameter; High Luminosity-Large Hadron Collider; ionizing radiation; MOSFET; total ionizing dose (TID);
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ten-fold radiation levels are expected in the upgrade of the High-Luminosity Large Hadron Collider (HL-LHC) at CERN. Bulk silicon CMOS at 65 nm offers appreciable advantages among cost, performance, and resilience to high 'total Ionizing Dose (TID). In the present paper, geometrical scaling of key analog design parameters of MOS transistors irradiated at high TID is investigated. Experiments are carried out for TM of 100, 200 and up to 500 Mrad(SiO2) and at -30 degrees C, 0 degrees C, and 25 degrees C. We find that parameters are least degraded at -30 degrees C However, short-channel NMOSTs show a significant degradation of slope factor, which is more severe at 0 degrees C than at 25 degrees C. In contrast, the slope factor in short-channel PMOSTs shows lowest sensitivity to high TID.
引用
收藏
页码:313 / 318
页数:6
相关论文
共 50 条
  • [1] Total Ionizing Dose (TID) Effects on Finger Transistors in a 65nm CMOS Process
    Jiang, Jize
    Shu, Wei
    Chong, Kwen-Siong
    Lin, Tong
    Lwin, Ne Kyaw Zwa
    Chang, Joseph S.
    Liu, Jingyuan
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 5 - 8
  • [2] Modeling of High Total Ionizing Dose (TID) Effects for Enclosed Layout Transistors in 65 nm Bulk CMOS
    Nikolaou, Aristeidis
    Bucher, Matthias
    Makris, Nikolaos
    Papadopoulou, Alexia
    Chevas, Loukas
    Borghello, Giulio
    Koch, Henri D.
    Faccio, Federico
    CAS 2018 PROCEEDINGS: 2018 INTERNATIONAL SEMICONDUCTOR CONFERENCE, 2018, : 133 - 136
  • [3] Total Ionizing Dose effects in 130-nm commercial CMOS technologies for HEP experiments
    Gonella, L.
    Faccio, F.
    Silvestri, M.
    Gerardin, S.
    Pantano, D.
    Re, V.
    Marighisoni, M.
    Ratti, L.
    Ranieri, A.
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2007, 582 (03): : 750 - 754
  • [4] Extending a 65nm CMOS Process Design Kit for High Total Ionizing Dose Effects
    Nikolaou, Aristeidis
    Bucher, Matthias
    Makris, Nikos
    Papadopoulou, Alexia
    Chevas, Loukas
    Borghello, Giulio
    Koch, Henri D.
    Kloukinas, Kostas
    Poikela, Tuomas S.
    Faccio, Federico
    2018 7TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2018,
  • [5] Radiation-Hardened Library Cell Template and its Total Ionizing Dose (TID) Delay Characterization in 65nm CMOS Process
    Chang, Joseph S.
    Chong, Kwen-Siong
    Shu, Wei
    Lin, Tong
    Jiang, Jize
    Lwin, Ne Kyaw Zwa
    Kang, Yang
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 821 - 824
  • [6] Total Ionizing Dose Effects on CMOS Devices in a 110 nm Technology
    Riceputi, Elisa
    Gaioni, Luigi
    Manghisoni, Massimo
    Re, Valerio
    Dinapoli, Roberto
    Mozzanica, Aldo
    2017 13TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2017, : 241 - 244
  • [7] Investigation of total ionizing dose effect and displacement damage in 65 nm CMOS transistors exposed to 3 MeV protons
    Ding, Lili
    Gerardin, Simone
    Bagatin, Marta
    Bisello, Dario
    Mattiazzo, Serena
    Paccagnella, Alessandro
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2015, 796 : 104 - 107
  • [8] Total Ionizing Dose Effects on Analog Performance of 65 nm Bulk CMOS with Enclosed-Gate and Standard Layout
    Bucher, Matthias
    Nikolaou, Aristeidis
    Papadopoulou, Alexia
    Makris, Nikolaos
    Chevas, Loukas
    Borghello, Giulio
    Koch, Henri D.
    Faccio, Federico
    PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2018, : 166 - 170
  • [9] Ionizing Radiation Effects on the Noise of 65 nm CMOS Transistors for Pixel Sensor Readout at Extreme Total Dose Levels
    Re, Valerio
    Gaioni, Luigi
    Manghisoni, Massimo
    Ratti, Lodovico
    Riceputi, Elisa
    Traversi, Gianluca
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (01) : 550 - 557