Design of fault-tolerant networks for satellites (TWTA redundancy)

被引:5
|
作者
Bermond, JC
Darrot, E
Delmas, O
机构
[1] Univ Nice, INRIA, CNRS, MASCOTTE Join Project, F-06902 Sophia Antipolis, France
[2] Univ Bordeaux 1, Lab Bordelais Rech & Informat, UMR 5800, F-33405 Talence, France
关键词
fault-tolerant networks; switching networks; routing; connectivity; satellite; TWTA redundancy;
D O I
10.1002/net.10044
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article deals with the design of networks to be placed on satellites. These networks should connect inputs (corresponding to signals arriving at the satellite) to outputs (corresponding to amplifiers, also called Traveling Wave Tube Amplifiers (TWTA)), even in case of failures of amplifiers. The networks are made of links and expensive switches; hence, we want to minimize the number of switches subject to the following conditions: Each input and each output is connected to exactly one switch; each switch is adjacent to exactly four links; there are n inputs and n + k outputs; among the n + k outputs, k can fail permanently; and, finally, all the input signals should be sent to valid amplifiers, that is, outputs, via disjoint paths. So, the aim is to design networks having as few switches as possible and satisfying the following property: There exist n edge-disjoint paths from the n inputs to any set of n outputs chosen from the n + k total number of outputs. We call such networks valid k-fault tolerant networks. Let N(n, k) denote the minimum number of switches of a valid network with n inputs, n + k outputs, and k output failures. In this article, we give some details on the problem and some preliminary results such as the fact that N(n, k) greater than or equal to n. We also propose a general construction which yields (under some conditions) N(n + n', k) less than or equal to N(n, k) + N(n', k). (C) 2002 Wiley Periodicals, Inc.
引用
收藏
页码:202 / 207
页数:6
相关论文
共 50 条
  • [1] Physical layer redundancy method for fault-tolerant networks
    Lee, JM
    Kwon, WH
    Kim, YS
    Moon, HJ
    [J]. 2000 IEEE INTERNATIONAL WORKSHOP ON FACTORY COMMUNICATION SYSTEMS, PROCEEDINGS, 2000, : 157 - 163
  • [2] A GENERAL, CONSTRUCTIVE APPROACH TO FAULT-TOLERANT DESIGN USING REDUNDANCY
    BARBOUR, AE
    WOJCIK, AS
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (01) : 15 - 29
  • [3] Design and analysis of fault-tolerant star networks
    Liang, CA
    Bhattacharya, S
    Tan, J
    [J]. PROCEEDINGS OF THE 1997 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, 1997, : 346 - 349
  • [4] Redundancy classification principles for the design of the fault-tolerant computer controlled systems
    Pakstas, A
    Shagaev, I
    Zalewski, J
    [J]. MANUFACTURING, MODELING, MANAGEMENT AND CONTROL, PROCEEDINGS, 2001, : 119 - 125
  • [5] Fault-tolerant Control System Design of UAV based on Dissimilar Redundancy
    Duan, Zhen
    Qiu, Donghai
    Gao, Jiuzhou
    [J]. ADVANCED DESIGN AND MANUFACTURING TECHNOLOGY III, PTS 1-4, 2013, 397-400 : 1434 - +
  • [6] INVESTIGATION OF A HYBRID REDUNDANCY IN THE FAULT-TOLERANT SYSTEMS
    Tyurin, S. F.
    [J]. RADIO ELECTRONICS COMPUTER SCIENCE CONTROL, 2019, (02) : 23 - 33
  • [7] An Online Diagnosable Fault-Tolerant Redundancy System
    史维更
    StephenY.H.Su
    [J]. Journal of Computer Science & Technology, 1987, (04) : 310 - 321
  • [8] A study on fault-tolerant circuits using redundancy
    Han, J
    Jonker, P
    [J]. VLSI'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON VLSI, 2003, : 65 - 69
  • [9] Design of Fault-Tolerant and Reliable Networks-on-Chip
    Wang, Junshi
    Ebrahimi, Masoumeh
    Huang, Letian
    Jantsch, Axel
    Li, Guangjun
    [J]. 2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 545 - 550
  • [10] DESIGN AND ANALYSIS OF FAULT-TOLERANT MULTIBUS INTERCONNECTION NETWORKS
    CAMARDA, P
    GERLA, M
    [J]. DISCRETE APPLIED MATHEMATICS, 1992, 37-8 : 45 - 64