Persistent Fault Analysis of Neural Networks on FPGA-based Acceleration System

被引:13
|
作者
Xu, Dawen [1 ,2 ]
Zhu, Ziyang [1 ,2 ]
Liu, Cheng [1 ]
Wang, Ying [1 ]
Li, Huawei [1 ]
Zhang, Lei [1 ]
Cheng, Kwang-Ting [3 ]
机构
[1] Chinese Acad Sci, Inst Comp Technol, Beijing, Peoples R China
[2] Hefei Univ Technol, Hefei, Peoples R China
[3] Hong Kong Univ Sci & Technol, Hong Kong, Peoples R China
基金
中国国家自然科学基金;
关键词
PERFORMANCE; TOLERANCE;
D O I
10.1109/ASAP49362.2020.00024
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increasing hardware failures caused by the shrinking semiconductor technologies pose substantial influence on the neural accelerators and improving the resilience of the neural network execution becomes a great design challenge especially to mission-critical applications such as self-driving and medical diagnose. The reliability analysis of the neural network execution is a key step to understand the influence of the hardware failures, and thus is highly demanded. Prior works typically conducted the fault analysis of neural network accelerators with simulation and concentrated on the prediction accuracy loss of the models. There is still a lack of systematic fault analysis of the neural network acceleration system that considers both the accuracy degradation and system exceptions such as system stall and early termination. In this work, we implemented a representative neural network accelerator and fault injection modules on a Xilinx ARM-FPGA platform and conducted fault analysis of the system using four typical neural network models. We had the system open-sourced on github. With comprehensive experiments, we identify the system exceptions based on the various abnormal behaviours of the FPGA-based neural network acceleration system and analyze the underlying reasons. Particularly, we find that the probability of the system exceptions dominates the reliability of the system and they are mainly caused by faults in the DMA, control unit and instruction memory of the accelerators. In addition, faults in these components also incur moderate accuracy degradation of the neural network models other than the system exceptions. Thus, these components are the most fragile part of the accelerators and need to be hardened for reliable neural network execution.
引用
收藏
页码:85 / 92
页数:8
相关论文
共 50 条
  • [1] FPGA-Based Acceleration for Bayesian Convolutional Neural Networks
    Fan, Hongxiang
    Ferianc, Martin
    Que, Zhiqiang
    Liu, Shuanglong
    Niu, Xinyu
    Rodrigues, Miguel R. D.
    Luk, Wayne
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (12) : 5343 - 5356
  • [2] Reliability Evaluation and Analysis of FPGA-Based Neural Network Acceleration System
    Xu, Dawen
    Zhu, Ziyang
    Liu, Cheng
    Wang, Ying
    Zhao, Shuang
    Zhang, Lei
    Liang, Huaguo
    Li, Huawei
    Cheng, Kwang-Ting
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (03) : 472 - 484
  • [3] FPGA-based acceleration for binary neural networks in edge computing
    JinYu Zhan
    AnTai Yu
    Wei Jiang
    YongJia Yang
    XiaoNa Xie
    ZhengWei Chang
    JunHuan Yang
    [J]. Journal of Electronic Science and Technology., 2023, 21 (02) - 79
  • [4] FPGA-based acceleration for binary neural networks in edge computing
    Zhan, Jin-Yu
    Yu, An-Tai
    Jiang, Wei
    Yang, Yong-Jia
    Xie, Xiao-Na
    Chang, Zheng-Wei
    Yang, Jun-Huan
    [J]. Journal of Electronic Science and Technology, 2023, 21 (02)
  • [5] FPGA-based Acceleration of Neural Network Training
    Sang, Ruoyu
    Liu, Qiang
    Zhang, Qijun
    [J]. 2016 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION (NEMO), 2016,
  • [6] Hardware Acceleration of Deep Neural Networks for Autonomous Driving on FPGA-based SoC
    Sciangula, Gerlando
    Restuccia, Francesco
    Biondi, Alessandro
    Buttazzo, Giorgio
    [J]. 2022 25TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2022, : 406 - 414
  • [7] FPGA-based Acceleration of Deep Neural Networks Using High Level Method
    Liu, Lei
    Luo, Jianlu
    Deng, Xiaoyan
    Li, Sikun
    [J]. 2015 10TH INTERNATIONAL CONFERENCE ON P2P, PARALLEL, GRID, CLOUD AND INTERNET COMPUTING (3PGCIC), 2015, : 824 - 827
  • [8] Autonomous fault emulation:: A new FPGA-based acceleration system for hardness evaluation
    Lopez-Ongil, Celia
    Garcia-Valderas, Mario
    Portela-Garcia, Marta
    Entrena, Luis
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (01) : 252 - 261
  • [9] FPGA-based Learning Acceleration for LSTM Neural Network
    Dec, Grzegorz Rafal
    [J]. PARALLEL PROCESSING LETTERS, 2023, 33 (01N02)
  • [10] FPGA-based Acceleration System for Visual Tracking
    Song, Ke
    Yuan, Chun
    Gao, Peng
    Sun, Yunxu
    [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 993 - 995