Effects of High Temperatures on Cell Reading, Programming, and Erasing of Schottky Barrier Charge-Trapping Memories

被引:1
|
作者
Tsai, Jr-Jie [1 ]
Wu, Wen-Fa [2 ]
Chen, Yu-Hsuan [1 ,3 ]
Teng, Hung-Jin [1 ,3 ]
Nguyen Dang Chien [4 ,5 ]
Shih, Chun-Hsing [1 ]
机构
[1] Natl Chi Nan Univ, Dept Elect Engn, Nantou 54561, Taiwan
[2] Taiwan Semicond Res Inst, Hsinchu 30078, Taiwan
[3] Natl Tsing Hua Univ, Inst Elect Engn, Hsinchu 30013, Taiwan
[4] Ton Duc Thang Univ, Dept Management Sci & Technol Dev, Ho Chi Minh City 720000, Vietnam
[5] Ton Duc Thang Univ, Fac Elect & Elect Engn, Ho Chi Minh City 720000, Vietnam
关键词
Schottky barrier; charge-trapping memory; temperature effect;
D O I
10.1109/TDMR.2019.2916483
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper examines the temperature effect of Schottky barrier source/drain charge-trapping memories. The current-voltage curves and programming/erasing characteristics are experimentally investigated at room temperature and higher 85 degrees C and 125 degrees C. 2-D device simulations were performed to elucidate the physical mechanisms of Schottky barrier cell devices at high temperatures. For Schottky barrier charge-trapping cells, two different mechanisms of ambipolar conduction are classified: 1) thermionic emission and 2) Schottky barrier tunneling. The thermionic emission is susceptible to variations of high temperatures, leading to considerable shifts in logarithmic scale off-state drain-currents at low gate voltages. However, at adequately large gate voltages, the Schottky barrier tunneling plays a key role in contributing drain currents. The Schottky barriers and associated tunneling are relatively insensitive to the variations of device temperatures, preserving favorable temperature-insensitive programming and erasing Schottky barrier charge-trapping cells for use in the high-temperature automotive industry.
引用
收藏
页码:426 / 432
页数:7
相关论文
共 32 条
  • [1] Iterative Programming Analysis of Dopant-Segregated Multibit/Cell Schottky Barrier Charge-Trapping Memories
    Chen, Yu-Hsuan
    Tsai, Jr-Jie
    Luo, Yan-Xiang
    Shih, Chun-Hsing
    2015 15TH NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS), 2015,
  • [2] Effects of Dopant-Segregated Profiles on Schottky Barrier Charge-Trapping Flash Memories
    Shih, Chun-Hsing
    Luo, Yan-Xiang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (05) : 1361 - 1368
  • [3] Reading Operation and Cell Scalability of Nonvolatile Schottky barrier Multibit Charge-Trapping Memory Cells
    Shih, Chun-Hsing
    Liang, Ji-Ting
    Luo, Yan-Xiang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (06) : 1599 - 1606
  • [4] Reliability impacts of high-speed 3-bit/cell Schottky barrier nanowire charge-trapping memories
    Chang, Wei
    Shih, Chun-Hsing
    Luo, Yan-Xiang
    Wu, Wen-Fa
    Lien, Chenhsin
    MICROELECTRONICS RELIABILITY, 2015, 55 (01) : 74 - 80
  • [5] Coupling of carriers injection and charges distribution in Schottky barrier charge-trapping memories using source-side electrons programming
    Luo, Yan-Xiang
    Shih, Chun-Hsing
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2014, 29 (11)
  • [6] Enhanced Programming and Erasing Speeds of Charge-Trapping Flash Memory Device With Ge Channel
    Ye, Zong-Hao
    Chang-Liao, Kuei-Shu
    Liu, Li-Jung
    Cheng, Jen-Wei
    Fang, Hsin-Kai
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (12) : 1314 - 1317
  • [7] Influence of the Poole-Frenkel effect on programming and erasing in charge trapping memories
    Song, Yunchen
    Du, Gang
    Yang, Jinfeng
    Jin, Rui
    Han, Ruqi
    Lee, Keun-Ho
    Liu, Xiaoyan
    SISPAD 2007: SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2007, 2007, : 345 - +
  • [8] Efficient and Reliable Schottky Barrier Silicon Nanowire Charge-Trapping Flash Memory
    Lien, Chenhsin
    Shih, Chun-Hsing
    Chang, We
    Luo, Yan-Xiang
    Shia, Ruei-Kai
    Wu, Wen-Fa
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 765 - 767
  • [9] Improvement on programming and erasing speeds for charge-trapping flash memory device with SiGe buried channel
    Liu, Li-Jung
    Chang-Liao, Kuei-Shu
    Keng, Wen-Chun
    Wang, Tien-Ko
    SOLID-STATE ELECTRONICS, 2010, 54 (10) : 1113 - 1118
  • [10] Transverse Scaling of Schottky Barrier Charge-Trapping Cells for Energy-Efficient Applications
    Teng, Hung-Jin
    Chen, Yu-Hsuan
    Tsai, Jr-Jie
    Chien, Nguyen Dang
    Lien, Chenhsin
    Shih, Chun-Hsing
    CRYSTALS, 2020, 10 (11): : 1 - 17