Power-Efficient DRAM Speculation

被引:0
|
作者
Aggarwal, Nidhi [1 ]
Cantin, Jason F. [2 ]
Lipasti, Mikko H. [1 ]
Smith, James E. [1 ]
机构
[1] Univ Wisconsin, Dept Elect & Comp Engn, 1415 Engn Dr, Madison, WI 53705 USA
[2] IBM Corp, Austin, TX 78758 USA
基金
美国国家科学基金会;
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Power-Efficient DRAM Speculation (PEDS) is a power optimization targeted at broadcast-based shared-memory multiprocessor systems that speculatively access DRAM in parallel with the broadcast snoop. Although speculatively accessing DRAM has the potential performance advantage of overlapping DRAM latency with the snoop, it wastes power for memory requests that obtain data from other processors' caches. PEDS takes advantage of information provided by a Region Coherence Array to identify requests that have a high likelihood of obtaining data from another processor's cache, and does not access DRAM speculatively for those requests. By doing so, PEDS eliminates DRAM reads, reduces DRAM power consumption, reduces contention for DRAM resources, and increases the opportunity for DRAM power management. PEDS requires almost no additional hardware in systems that incorporate Region Coherence Arrays. Detailed simulation results show PEDS reduces average DRAM read traffic 28-32%, reduces average DRAM power dissipation 17-22%, and reduces average DRAM energy consumption 16-21%.
引用
收藏
页码:291 / +
页数:2
相关论文
共 50 条
  • [1] Power-Efficient Instancy Aware DRAM Scheduling
    Pan, Gung-Yu
    Lai, Chih-Yen
    Jou, Jing-Yang
    Lai, Bo-Cheng Charles
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2015, E98A (04) : 942 - 953
  • [2] Power-efficient value speculation for high-performance microprocessors
    Moreno, R
    Pinuel, L
    del Pino, S
    Tirado, F
    [J]. PROCEEDINGS OF THE 26TH EUROMICRO CONFERENCE, VOLS I AND II, 2000, : 292 - 299
  • [3] Mini-Rank: A Power-Efficient DDRx DRAM Memory Architecture
    Fang, Kun
    Zheng, Hongzhong
    Lin, Jiang
    Zhang, Zhao
    Zhu, Zhichun
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (06) : 1500 - 1512
  • [4] Power-efficient answer
    Eli Kapon
    Alexei Sirbu
    [J]. Nature Photonics, 2009, 3 (1) : 27 - 29
  • [5] Power-Efficient Software
    Saxe, Eric
    [J]. COMMUNICATIONS OF THE ACM, 2010, 53 (02) : 44 - 48
  • [6] Power-efficient answer
    不详
    [J]. NATURE PHOTONICS, 2009, 3 (01) : 27 - 29
  • [7] Power-efficient asynchronous design
    Liu, Yijun
    Li, Zhenkun
    Chen, Pinghua
    Liu, Guangeong
    [J]. 20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 451 - +
  • [8] Power-efficient trace caches
    Hu, JS
    Vijaykrishnan, N
    Kandemir, M
    Irwin, MJ
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 1091 - 1091
  • [9] Power-efficient prefetching on GPGPUs
    Falahati, Hajar
    Hessabi, Shaahin
    Abdi, Mania
    Baniasadi, Amirali
    [J]. JOURNAL OF SUPERCOMPUTING, 2015, 71 (08): : 2808 - 2829
  • [10] Power-Efficient Copper Access
    Guenach, Mamoun
    Nuzman, Carl
    Maes, Jochen
    Peeters, Michael
    Li, Yan
    Van Bruyssel, Danny
    Defoort, Frank
    [J]. BELL LABS TECHNICAL JOURNAL, 2010, 15 (02) : 117 - 129