共 7 条
- [1] Unified DRAM and NVM Hybrid Buffer Cache Architecture for Reducing Journaling Overhead [J]. PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 942 - 947
- [4] A Buffer Cache Algorithm for Hybrid Memory Architecture in Mobile Devices [J]. CLOUD COMPUTING (CLOUDCOMP 2015), 2016, 167 : 293 - 300
- [5] A Buffer Cache Architecture for Smartphones with Hybrid DRAM/PCM Memory [J]. 2015 IEEE NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA), 2015,
- [6] A Novel Energy-Oriented Reconfigurable on-chip Unified Memory Architecture Based on Cache Behavior Phase Graph [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
- [7] Monolithic 3D-Based SRAM/MRAM Hybrid Memory for an Energy-Efficient Unified L2 TLB-Cache Architecture [J]. IEEE ACCESS, 2021, 9 : 18915 - 18926