共 50 条
- [1] Modeling and Analysis of the Dead-Time Effects in Parallel Two-Level Voltage Source Inverters [J]. 2009 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION, VOLS 1-6, 2009, : 2672 - 2678
- [2] Harmonic Analysis and Compensation Method for Dead-time Effects in Three-phase Two-level Inverters [J]. Dianwang Jishu/Power System Technology, 2020, 44 (06): : 2169 - 2176
- [3] Dead-Time Analysis in Three-Phase Two-Level Inverters using the SVPWM Technique [J]. 2022 IEEE 4TH GLOBAL POWER, ENERGY AND COMMUNICATION CONFERENCE (IEEE GPECOM2022), 2022, : 210 - 215
- [4] Effects and Compensation of Dead-Time and Minimum Pulse-Width Limitations in Two-Level PWM Voltage Source Inverters [J]. CONFERENCE RECORD OF THE 2006 IEEE INDUSTRY APPLICATIONS CONFERENCE, FORTY-FIRST IAS ANNUAL MEETING, VOL 1-5, 2006, : 889 - 896
- [6] The analysis and Compensation of dead-time effects in three phase PWM inverters [J]. IECON '98 - PROCEEDINGS OF THE 24TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-4, 1998, : 792 - 797
- [8] Non-iterative LCL Filter Design for Three-phase Two-level Voltage-source PWM Converters [J]. 2014 INTERNATIONAL POWER ELECTRONICS CONFERENCE (IPEC-HIROSHIMA 2014 - ECCE-ASIA), 2014, : 2802 - 2809
- [9] Analysis of DC-Link Voltage Ripple by Generalized Discontinuous PWM Strategy in Two-Level Three-Phase Voltage Source Inverters [J]. 2022 IEEE/AIAA TRANSPORTATION ELECTRIFICATION CONFERENCE AND ELECTRIC AIRCRAFT TECHNOLOGIES SYMPOSIUM (ITEC+EATS 2022), 2022, : 49 - 54