High-Level Synthesis of Key Based Obfuscated RTL Datapaths

被引:0
|
作者
Islam, Sheikh Ariful [1 ]
Katkoori, Srinivas [1 ]
机构
[1] Univ S Florida, Dept Comp Sci & Engn, Tampa, FL 33620 USA
关键词
PROTECTION; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Reverse engineering (RE) a register transfer level (RTL) description allows an attacker to counterfeit intellectual property (IP) as well as introduce hardware trojans. To mitigate this risk, RTL obfuscation can be employed. Most of the existing obfuscation methods are targeted at gate-level and layout-level. In this work, we propose key based RTL obfuscation scheme at an early design phase during high-level synthesis (HLS). Given a control data flow graph (CDFG), obfuscation points are identified during scheduling and obfuscation logic is inserted during the datapath generation phase. In order to keep performance overhead low, such insertion is done only on noncritical paths. We implemented the proposed obfuscation technique in an in-house HLS system and the obfuscated RTL designs were synthesized to gate-level with Synopsys Design compiler targeting 90nm CMOS technology library. Based on the experimental results on four datapath intensive benchmarks, we demonstrate that proposed approach obfuscates the design with extremely low probability of reverse engineering. For a 32-bit obfuscation key, the average area, delay, and power overheads are 2.45%, 2.65%, and 2.61% respectively, which are reasonable.
引用
收藏
页码:407 / 412
页数:6
相关论文
共 50 条
  • [1] High-Level Synthesis of Key-Obfuscated RTL IP with Design Lockout and Camouflaging
    Islam, Sheikh Ariful
    Sah, Love Kumar
    Katkoori, Srinivas
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2021, 26 (01)
  • [2] HIGH-LEVEL SYNTHESIS OF DSP DATAPATHS BY GLOBAL OPTIMIZATION OF VARIABLE LIFETIMES
    DUNCAN, AA
    HENDRY, DC
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (03): : 215 - 224
  • [3] A fragmentation aware High-Level Synthesis flow for low power heterogenous datapaths
    Del Barrio, Alberto A.
    Memik, Seda Ogrenci
    Molina, Maria C.
    Mendias, Jose M.
    Hermida, Roman
    INTEGRATION-THE VLSI JOURNAL, 2013, 46 (02) : 119 - 130
  • [4] An interactive design environment for c-based high-level synthesis of RTL processors
    Shin, Dongwan
    Gerstlauer, Andreas
    Domer, Rainer
    Gajski, Daniel D.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (04) : 466 - 475
  • [5] A genetic algorithm for the design space exploration of datapaths during high-level synthesis
    Krishnan, Vyas
    Katkoori, Srinivas
    IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2006, 10 (03) : 213 - 229
  • [6] GPU-Accelerated High-Level Synthesis for Bitwidth Optimization of FPGA Datapaths
    Kapre, Nachiket
    Ye, Deheng
    PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), 2016, : 185 - 194
  • [7] High-Level Synthesis for Multi-Cycle Transient Fault Tolerant Datapaths
    Inoue, Tomoo
    Henmi, Hayato
    Yoshikawa, Yuki
    Ichihara, Hideyuki
    2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2011,
  • [8] Layout-driven RTL binding techniques for high-level synthesis
    Xu, M
    Kurdahi, FJ
    9TH INTERNATIONAL SYMPOSIUM ON SYSTEMS SYNTHESIS, PROCEEDINGS, 1996, : 33 - 38
  • [9] Robust and Efficient RTL to C Compiler Optimized for High-Level Synthesis
    Rashid, Imtiaz
    Schafer, Benjamin Carrion
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 44 (02) : 559 - 567
  • [10] Approximate Bisimulation for High-Level Datapaths in Intelligent Transportation Systems
    Deng, Hui
    Wu, Jinzhao
    Tan, Hongyan
    ADVANCES IN MECHANICAL ENGINEERING, 2013,