共 50 条
- [2] HIGH-LEVEL SYNTHESIS OF DSP DATAPATHS BY GLOBAL OPTIMIZATION OF VARIABLE LIFETIMES IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (03): : 215 - 224
- [6] GPU-Accelerated High-Level Synthesis for Bitwidth Optimization of FPGA Datapaths PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), 2016, : 185 - 194
- [7] High-Level Synthesis for Multi-Cycle Transient Fault Tolerant Datapaths 2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2011,
- [8] Layout-driven RTL binding techniques for high-level synthesis 9TH INTERNATIONAL SYMPOSIUM ON SYSTEMS SYNTHESIS, PROCEEDINGS, 1996, : 33 - 38