Moving Window Filter Based Frequency-Locked Loop for Capacitance Measurement

被引:21
|
作者
Hazarika, Jinti [1 ]
Sumathi, P. [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, Roorkee 247667, Uttarakhand, India
关键词
Adaptive sampling pulse adjustment; capacitive measurement; frequency estimator; frequency-locked loop (FLL); moving window filter (MWF); DISTORTED GRID CONDITIONS; POWER CONVERTERS; PHASE; SYNCHRONIZATION; SYSTEM;
D O I
10.1109/TIE.2015.2459051
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The proposed frequency-locked loop (FLL) utilizes the flat frequency response characteristics of the moving window filter (MWF) in closed-loop and adaptive sampling pulse adjustment for capacitance measurement. An operational amplifier (op-amp) based relaxation oscillator generates a square wave whose fundamental sine wave is extracted by MWF. Then, the fundamental sine wave is tracked by the FLL to estimate its frequency which is inversely proportional to the unknown capacitance. The FLL employs another MWF to track the center frequency and its variation due to capacitance. The MWF offers an almost flat frequency response around the center frequency in closed-loop. However, the small magnitude and phase errors observed in the flat frequency response had been corrected by adjusting the sampling pulses adaptively. Experimental investigation demonstrates the capabilities of the scheme for wider and accurate capacitance measurement.
引用
收藏
页码:7821 / 7823
页数:3
相关论文
共 50 条
  • [1] A Digital Frequency-Locked Loop System for Capacitance Measurement
    Dean, Robert Neal
    Rane, Aditi Kiran
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2013, 62 (04) : 777 - 784
  • [2] Moving-Window DFT Based Frequency-Locked Loop for FM Demodulation
    Singh, Ksh. Milan
    Sumathi, P.
    IEEE COMMUNICATIONS LETTERS, 2016, 20 (05) : 898 - 901
  • [3] A Frequency-Locked Loop Based on an Oxide Electrothermal Filter in Standard CMOS
    Pedala, Lorenzo
    Gurleyuk, Cagri
    Pan, Sining
    Sebastiano, Fabio
    Makinwa, Kofi A. A.
    ESSCIRC 2017 - 43RD IEEE EUROPEAN SOLID STATE CIRCUITS CONFERENCE, 2017, : 7 - 10
  • [4] Kernel-Windowed SDFT Based Frequency-Locked Loop for Capacitance Sensing on an FPGA
    Tiwari, Ranjan
    Sumathi, P.
    IEEE SENSORS JOURNAL, 2022, 22 (14) : 14205 - 14216
  • [5] Active noise cancellation frequency-locked loop with a notch filter
    Pan, Lei
    Xu, Dongxing
    Zhang, Jingmei
    Yin, Chang
    Wu, Zifeng
    Guo, Yingjun
    JOURNAL OF POWER ELECTRONICS, 2021, 21 (12) : 1743 - 1756
  • [6] Active noise cancellation frequency-locked loop with a notch filter
    Lei Pan
    Dongxing Xu
    Jingmei Zhang
    Chang Yin
    Zifeng Wu
    Yingjun Guo
    Journal of Power Electronics, 2021, 21 : 1743 - 1756
  • [7] Noise Performance of Frequency-Locked Loop Based on Pilot Signal
    Yuan, Hangjian
    Hong, Yifan
    Miao, Guangyao
    Long, Qiumeng
    Luo, Wu
    Jiang, Wei
    2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 3825 - 3828
  • [8] Enhanced Frequency-Locked Loop With a Comb Filter Under Adverse Grid Conditions
    Liu, Huawu
    Xing, Yan
    Hu, Haibing
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2016, 31 (12) : 8046 - 8051
  • [9] A study of nonlinearities for a frequency-locked loop principle
    Albrecht, S
    Gothenberg, A
    Sumi, Y
    Tenhunen, H
    2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2003, : 71 - 75
  • [10] A Sub-Sampling Phase-Locked Loop with a TDC-Based Frequency-Locked Loop
    Hong, Yu-Meng
    Lin, Tsung-Hsien
    2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,