ParRouting: An Efficient Area Partition-Based Congestion-Aware Routing Algorithm for NoCs

被引:7
|
作者
Fang, Juan [1 ,2 ]
Zhang, Di [1 ,2 ]
Li, Xiaqing [1 ,2 ]
机构
[1] Beijing Univ Technol, Fac Informat Technol, Beijing 100124, Peoples R China
[2] 100 PingLeyuan, Beijing 100124, Peoples R China
基金
北京市自然科学基金;
关键词
congestion-aware; adaptive routing; load-balance; networks-on-chip; FAULT-TOLERANT; LOAD BALANCE; NETWORK;
D O I
10.3390/mi11121034
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
Routing algorithms is a key factor that determines the performance of NoC (Networks-on-Chip) systems. Regional congestion awareness routing algorithms have shown great potential in improving the performance of NoC. However, it incurs a significant queuing latency when practitioners use existing regional congestion awareness routing algorithms to make routing decisions, thus degrading the performance of NoC. In this paper, we propose an efficient area partition-based congestion-aware routing algorithm, ParRouting, which aims at increasing the throughput and reducing the latency for NoC systems. First, ParRouting partitions the network into two areas (i.e., edge area and central area.) based on node priorities. Then, for the edge area, ParRouting selects the output node based on different priorities for higher throughput; for the central area, ParRouting selects the node in the low congestion direction as the output node for lower queuing latency. Our experimental results indicate that ParRouting achieves a 53.4% reduction in packet average latency over SPLASH -2 ocean application and improves the saturated throughput by up to 38.81% over a synthetic traffic pattern for an NoC system, compared to existing routing algorithms.
引用
收藏
页码:1 / 17
页数:17
相关论文
共 50 条
  • [1] FlexOE: A congestion-aware routing algorithm for NoCs
    De Lima Jr., Otávio Alcântara
    Fresse, Virginie
    Rousseau, Frédéric
    Proceedings of the 2013 International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype, RSP 2013, 2013, : 51 - 57
  • [2] FlexOE: A Congestion-Aware Routing Algorithm for NoCs
    de Lima, Otavio Alcantara Junior
    Fresse, Virginie
    Rousseau, Frederic
    RAPID SYSTEM PROTOTYPING: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE (RSP 2013), 2013, : 51 - 57
  • [3] Energy Efficient and Congestion-Aware Router Design for Future NoCs
    Singh, Wazir
    Deb, Sujay
    2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 81 - 85
  • [4] Highly Adaptive and Congestion-aware Routing for 3D NoCs
    Kumar, Manoj
    Laxmi, Vijay
    Gaur, Manoj
    Daneshtalab, Masoud
    Ko, Seok-Bum
    Zwolinski, Mark
    GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 97 - 98
  • [5] Equal Area Partition-Based Energy Efficient Routing Algorithm for Circular WSN
    Hu Liqin
    Wang Sanyou
    Ma Fujun
    Zhang Shubo
    WIRELESS COMMUNICATIONS & MOBILE COMPUTING, 2021, 2021
  • [6] CARA: A Congestion-Aware Routing Algorithm for Wireless Sensor Networks
    Yan, Jiangyu
    Qi, Bing
    ALGORITHMS, 2021, 14 (07)
  • [7] Game-based congestion-aware routing algorithm in wireless network on chips
    Tahanian, Esmaeel
    Tajary, Alireza
    Rezvani, Mohsen
    INTERNATIONAL JOURNAL OF AD HOC AND UBIQUITOUS COMPUTING, 2023, 42 (04) : 258 - 268
  • [8] Congestion-Aware Routing Algorithm for NoC Using Data Packets
    Ahmad, Khurshid
    Sethi, Muhammad Athar Javed
    Ullah, Rehmat
    Ahmed, Imran
    Ullah, Amjad
    Jan, Naveed
    Karami, Ghulam Mohammad
    WIRELESS COMMUNICATIONS & MOBILE COMPUTING, 2021, 2021
  • [9] CaRA : Congestion-aware Routing Algorithm for Data Center Network
    Zhang, Xingyan
    Wan, Runze
    He, Jinrong
    PROCEEDINGS OF THE 2015 JOINT INTERNATIONAL MECHANICAL, ELECTRONIC AND INFORMATION TECHNOLOGY CONFERENCE (JIMET 2015), 2015, 10 : 492 - 495
  • [10] A fuzzy integrated congestion-aware routing algorithm for network on chip
    Yasrebi, Shahrouz
    Reza, Akram
    Nikravan, Mohammad
    Vazifedan, Seena
    FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2021, 22 (05) : 741 - 755