A highly parallel decoder for turbo codes

被引：0
|
作者：
Sun, J [1 ]
Takeshita, OY [1 ]
Fitz, MP [1 ]
机构：
[1] Ohio State Univ, Dept Elect Engn, Columbus, OH 43210 USA
来源：
ISIT: 2002 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS | 2002年
关键词：
D O I：
10.1109/ISIT.2002.1023500
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, a highly parallel decoder for turbo codes is investigated. The decoding delay of the decoder is approximately independent of the frame length. Analysis similar to those applied to Low Density Parity Check codes is possible and a "threshold" can be found.
引用
收藏
页码：228 / 228
页数：1
相关论文
共 50 条
  • [1] A parallel decoder for low latency decoding of turbo product codes
    Argon, C
    McLaughlin, SW
    [J]. IEEE COMMUNICATIONS LETTERS, 2002, 6 (02) : 70 - 72
  • [2] A Hybrid Decoder for Block Turbo Codes
    Al-Dweik, A.
    Le Goff, S.
    Sharif, B.
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 2009, 57 (05) : 1229 - 1232
  • [3] Decoder scheduling of hybrid turbo codes
    von Deetzen, Neele
    Henkel, Werner
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, VOLS 1-6, PROCEEDINGS, 2006, : 2255 - +
  • [4] A HIGHLY PARALLEL TURBO PRODUCT CODE DECODER WITHOUT INTERLEAVING RESOURCE
    Leroux, Camille
    Jego, Christophe
    Adde, Patrick
    Jezequel, Michel
    Gupta, Deepak
    [J]. 2008 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: SIPS 2008, PROCEEDINGS, 2008, : 1 - 6
  • [5] Highly-parallel decoding architectures for convolutional turbo codes
    He, Zhiyong
    Fortier, Paul
    Roy, Sebastien
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (10) : 1147 - 1151
  • [6] A Parallel LTE Turbo Decoder On GPU
    Liu, Chengjun
    Bie, Zhisong
    Chen, Canfeng
    Jiao, Xianjun
    [J]. 2013 15TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT), 2013, : 609 - 614
  • [7] An efficient chase decoder for turbo product codes
    Argon, C
    McLaughlin, SW
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 2004, 52 (06) : 896 - 898
  • [8] UNIFIED DECODER ARCHITECTURE FOR LDPC/TURBO CODES
    Sun, Yang
    Cavallaro, Joseph R.
    [J]. 2008 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: SIPS 2008, PROCEEDINGS, 2008, : 13 - 18
  • [9] An Efficient Hybrid Decoder for Block Turbo Codes
    Lu, Pen-Yao
    Lu, Erl-Huei
    Chen, Tso-Cho
    [J]. IEEE COMMUNICATIONS LETTERS, 2014, 18 (12) : 2077 - 2080
  • [10] Parallel decoding of turbo codes
    Chang, Y
    [J]. ELECTRONICS LETTERS, 1996, 32 (13) : 1188 - 1189
12345