Parallel generation of architecture on the GPU

被引:22
|
作者
Steinberger, Markus [1 ]
Kenzel, Michael [1 ]
Kainz, Bernhard [1 ]
Mueller, Joerg [1 ]
Wonka, Peter [2 ]
Schmalstieg, Dieter [1 ]
机构
[1] Graz Univ Technol, A-8010 Graz, Austria
[2] King Abdullah Univ Sci & Technol, Thuwal, Saudi Arabia
基金
奥地利科学基金会;
关键词
31;
D O I
10.1111/cgf.12312
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
In this paper, we present a novel approach for the parallel evaluation of procedural shape grammars on the graphics processing unit (GPU). Unlike previous approaches that are either limited in the kind of shapes they allow, the amount of parallelism they can take advantage of, or both, our method supports state of the art procedural modeling including stochasticity and context-sensitivity. To increase parallelism, we explicitly express independence in the grammar, reduce inter-rule dependencies required for context-sensitive evaluation, and introduce intra-rule parallelism. Our rule scheduling scheme avoids unnecessary back and forth between CPU and GPU and reduces round trips to slow global memory by dynamically grouping rules in on-chip shared memory. Our GPU shape grammar implementation is multiple orders of magnitude faster than the standard in CPU-based rule evaluation, while offering equal expressive power. In comparison to the state of the art in GPU shape grammar derivation, our approach is nearly 50 times faster, while adding support for geometric context-sensitivity.
引用
收藏
页码:73 / 82
页数:10
相关论文
共 50 条
  • [1] Fast, parallel implementation of particle filtering on the GPU architecture
    Gelencser-Horvath, Anna
    Tornai, Gabor Janos
    Horvath, Andras
    Cserey, Gyoergy
    EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2013,
  • [2] Numerical Parallel Processing Based on GPU with CUDA Architecture
    Zou, Chengming
    Xia, Chunfen
    Zhao, Guanghui
    PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON WIRELESS NETWORKS AND INFORMATION SYSTEMS, 2009, : 93 - 96
  • [3] Fast, parallel implementation of particle filtering on the GPU architecture
    Anna Gelencsér-Horváth
    Gábor János Tornai
    András Horváth
    György Cserey
    EURASIP Journal on Advances in Signal Processing, 2013
  • [4] Parallel Graph Partitioning on a CPU-GPU Architecture
    Goodarzi, Bahareh
    Burtscher, Martin
    Goswami, Dhrubajyoti
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2016, : 58 - 66
  • [5] Highly parallel online bioelectrical signal processing on GPU architecture
    Juhasz, Z.
    2017 40TH INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2017, : 340 - 346
  • [6] Highly parallel GEMV with register blocking method on GPU architecture
    Yin, Jian
    Yu, Hui
    Xu, Weizhi
    Wang, Yuxuan
    Tian, Zhu
    Zhang, Yingping
    Chen, Bochuan
    JOURNAL OF VISUAL COMMUNICATION AND IMAGE REPRESENTATION, 2014, 25 (07) : 1566 - 1573
  • [7] Effective Mapping of an SPH Algorithm on Massively Parallel GPU Architecture
    Jagtap, Pravin
    Nasre, Rupesh
    Patnaik, B. S. V.
    2018 IEEE 25TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING WORKSHOPS (HIPCW), 2018, : 41 - 45
  • [8] Fast network communities visualization on massively parallel GPU architecture
    Mrzek, M.
    Blazic, B. Jerman
    2013 36TH INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2013, : 269 - 274
  • [9] Parallel processing between GPU and CPU: Concepts in a game architecture
    Zamith, Marcelo P. M.
    Clua, Esteban W. G.
    Conci, Aura
    Montenegro, Anselmo
    Pagliosa, Paulo A.
    Valente, Luis
    COMPUTER GRAPHICS, IMAGING AND VISUALISATION: NEW ADVANCES, 2007, : 115 - +
  • [10] PARALLEL PROCESSING OF MASSIVE REMOTE SENSING IMAGES IN A GPU ARCHITECTURE
    Liu, Peng
    Yuan, Tao
    Ma, Yan
    Wang, Lizhe
    Liu, Dingsheng
    Yue, Shasha
    Kolodziej, Joanna
    COMPUTING AND INFORMATICS, 2014, 33 (01) : 197 - 217