Exploiting coarse grain parallelism with parallel recognition compiler

被引：0
|
作者：
Han, Lin [1 ]
Pang, Jianmin [1 ]
Zhao, Rongcai [1 ]
Qi, Ning [1 ]
机构：
[1] Natl Digital Switching Syst Engn & Technol R&D Ct, Zhengzhou, Henan, Peoples R China
来源：
DCABES 2006 Proceedings, Vols 1 and 2 | 2006年
关键词：
parallel recognition compiler; parallelization analyses; computation and data decomposition; code generation;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
How to analyze serial codes and automatically find its' parallelism for generating parallel codes to execute on large scale machines is a problem concerned by parallel recognition compiler. For communications between nodes by using message mechanism on distributed memory machines, we need to exploit coarse grain parallelism of serial codes to avoid losing parallel incomings due to expensive communications between computation nodes. In this paper, we present the major compilation passes used in our parallel recognition compiler. This compiler takes a sequential program as input and automatically translates it into parallel code, which can be compiled by the native parallel compiler and run on the target machine.
引用
收藏
页码：243 / 245
页数：3
相关论文
共 50 条
  • [1] Exploiting Coarse-Grain Speculative Parallelism
    Pyla, Hari K.
    Ribbens, Calvin
    Varadarajan, Srinidhi
    OOPSLA 11: PROCEEDINGS OF THE 2011 ACM INTERNATIONAL CONFERENCE ON OBJECT ORIENTED PROGRAMMING SYSTEMS LANGUAGES AND APPLICATIONS, 2011, : 555 - 573
  • [2] Exploiting Coarse-Grain Speculative Parallelism
    Pyla, Hari K.
    Ribbens, Calvin
    Varadarajan, Srinidhi
    ACM SIGPLAN NOTICES, 2011, 46 (10) : 555 - 573
  • [3] Architectural and Compiler Support for the Extraction and Execution of Coarse-Grain Parallelism
    Abdelrahman, Tarek S.
    2009 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2, 2009, : 969 - 974
  • [4] Exploiting fine- and coarse-grain parallelism in embedded programs
    Karkowski, I
    Corporaal, H
    1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 1998, : 60 - 67
  • [5] The potential of exploiting coarse-grain task parallelism from sequential programs
    Hordijk, J
    Corporaal, H
    HIGH-PERFORMANCE COMPUTING AND NETWORKING, 1997, 1225 : 664 - 673
  • [6] A compiler for exploiting nested parallelism in OpenMP programs
    Tian, XM
    Hoeflinger, JP
    Haab, G
    Chen, YK
    Girkar, M
    Shah, S
    PARALLEL COMPUTING, 2005, 31 (10-12) : 960 - 983
  • [7] Exploiting SIMD parallelism with the CGIS compiler framework
    Fritz, Nicolas
    Lucas, Philipp
    Wilhelm, Reinhard
    LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, 2008, 5234 : 246 - 260
  • [8] A Compiler Approach for Exploiting Partial SIMD Parallelism
    Zhou, Hao
    Xue, Jingling
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2016, 13 (01)
  • [9] Exploiting coarse-grain verification parallelism for power-efficient fault tolerance
    Rashid, MW
    Tan, EJ
    Huang, MC
    Albonesi, DH
    PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2005, : 315 - 325
  • [10] EXPLOITING VARIABLE GRAIN PARALLELISM AT RUNTIME
    GUPTA, A
    TUCKER, A
    SIGPLAN NOTICES, 1988, 23 (09): : 212 - 221
12345