A Systematic Study on Explicit-State Non-Zenoness Checking for Timed Automata

被引:7
|
作者
Wang, Ting [1 ]
Sun, Jun [2 ]
Wang, Xinyu [1 ]
Liu, Yang [3 ]
Si, Yuanjie [1 ]
Dong, Jin Song [4 ]
Yang, Xiaohu [1 ]
Li, Xiaohong [5 ]
机构
[1] Zhejiang Univ, Coll Comp Sci, Hangzhou, Zhejiang, Peoples R China
[2] Singapore Univ Technol & Design, ISTD, Singapore, Singapore
[3] Nanyang Technol Univ, Sch Comp Engn, Singapore 639798, Singapore
[4] Natl Univ Singapore, Sch Comp, Singapore 117548, Singapore
[5] Tianjin Univ, Sch Comp Sci & Technol, Tianjin, Peoples R China
关键词
Timed automata; non-Zenoness; model checking; verification tool; MODEL-CHECKING; VERIFICATION; POWER; TOOL;
D O I
10.1109/TSE.2014.2359893
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Zeno runs, where infinitely many actions occur within finite time, may arise in Timed Automata models. Zeno runs are not feasible in reality and must be pruned during system verification. Thus it is necessary to check whether a run is Zeno or not so as to avoid presenting Zeno runs as counterexamples during model checking. Existing approaches on non-Zenoness checking include either introducing an additional clock in the Timed Automata models or additional accepting states in the zone graphs. In addition, there are approaches proposed for alternative timed modeling languages, which could be generalized to Timed Automata. In this work, we investigate the problem of non-Zenoness checking in the context of model checking LTL properties, not only evaluating and comparing existing approaches but also proposing a new method. To have a systematic evaluation, we develop a software toolkit to support multiple non-Zenoness checking algorithms. The experimental results show the effectiveness of our newly proposed algorithm, and demonstrate the strengths and weaknesses of different approaches.
引用
收藏
页码:3 / 18
页数:16
相关论文
共 23 条
  • [1] Language Inclusion Checking of Timed Automata with Non-Zenoness
    Wang, Xinyu
    Sun, Jun
    Wang, Ting
    Qin, Shengchao
    [J]. IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 2017, 43 (11) : 995 - 1008
  • [2] Parametric Model Checking Timed Automata Under Non-Zenoness Assumption
    Andre, Etienne
    Nguyen, Hoang Gia
    Petrucci, Laure
    Sun, Jun
    [J]. NASA FORMAL METHODS (NFM 2017), 2017, 10227 : 35 - 51
  • [3] Distributed parametric model checking timed automata under non-Zenoness assumption
    Andre, Etienne
    Hoang Gia Nguyen
    Petrucci, Laure
    Sun, Jun
    [J]. FORMAL METHODS IN SYSTEM DESIGN, 2021, 59 (1-3) : 253 - 290
  • [4] Distributed parametric model checking timed automata under non-Zenoness assumption
    Étienne André
    Hoang Gia Nguyen
    Laure Petrucci
    Jun Sun
    [J]. Formal Methods in System Design, 2021, 59 : 253 - 290
  • [5] Improving Model Checking Stateful Timed CSP with non-Zenoness through Clock-Symmetry Reduction
    Si, Yuanjie
    Sun, Jun
    Liu, Yang
    Wang, Ting
    [J]. FORMAL METHODS AND SOFTWARE ENGINEERING, 2013, 8144 : 182 - 198
  • [6] AutoHyper: Explicit-State Model Checking for HyperLTL
    Beutner, Raven
    Finkbeiner, Bernd
    [J]. TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, PT I, TACAS 2023, 2023, 13993 : 145 - 163
  • [7] Quo Vadis Explicit-State Model Checking
    Sankowski, Piotr
    [J]. SOFSEM 2015: THEORY AND PRACTICE OF COMPUTER SCIENCE, 2015, 8939 : 46 - 57
  • [8] An FPGA Implementation of Explicit-State Model Checking
    Fuess, Mary Ellen
    Leeser, Miriam
    Leonard, Tim
    [J]. PROCEEDINGS OF THE SIXTEENTH IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2008, : 119 - +
  • [9] Directed explicit-state model checking in the validation of communication protocols
    Stefan Edelkamp
    Stefan Leue
    Alberto Lluch-Lafuente
    [J]. International Journal on Software Tools for Technology Transfer, 2004, 5 (2-3) : 247 - 267
  • [10] Exploiting heap symmetries in explicit-state model checking of software
    Iosif, R
    [J]. 16TH ANNUAL INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING (ASE 2001), PROCEEDINGS, 2001, : 254 - 261