共 23 条
- [2] Parametric Model Checking Timed Automata Under Non-Zenoness Assumption [J]. NASA FORMAL METHODS (NFM 2017), 2017, 10227 : 35 - 51
- [4] Distributed parametric model checking timed automata under non-Zenoness assumption [J]. Formal Methods in System Design, 2021, 59 : 253 - 290
- [5] Improving Model Checking Stateful Timed CSP with non-Zenoness through Clock-Symmetry Reduction [J]. FORMAL METHODS AND SOFTWARE ENGINEERING, 2013, 8144 : 182 - 198
- [6] AutoHyper: Explicit-State Model Checking for HyperLTL [J]. TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, PT I, TACAS 2023, 2023, 13993 : 145 - 163
- [7] Quo Vadis Explicit-State Model Checking [J]. SOFSEM 2015: THEORY AND PRACTICE OF COMPUTER SCIENCE, 2015, 8939 : 46 - 57
- [8] An FPGA Implementation of Explicit-State Model Checking [J]. PROCEEDINGS OF THE SIXTEENTH IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2008, : 119 - +
- [10] Exploiting heap symmetries in explicit-state model checking of software [J]. 16TH ANNUAL INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING (ASE 2001), PROCEEDINGS, 2001, : 254 - 261