Parallel Deblocking Filter Based on Modified Order of Accessing the Coding Tree Units for HEVC on Multicore Processor

被引:3
|
作者
Lei, Haiwei [1 ]
Liu, Wenyi [1 ]
Wang, Anhong [2 ]
机构
[1] North Univ China, Key Lab Instrumentat Sci & Dynam Measurement, Minist Educ, Taiyuan 030051, Peoples R China
[2] Taiyuan Univ Sci & Technol, Sch Elect Informat Engn, Taiyuan 030024, Peoples R China
基金
中国国家自然科学基金;
关键词
Deblocking filter; parallel programming; multicore processor; high-efficiency video coding (HEVC); VLSI ARCHITECTURE; FRAMEWORK; EFFICIENCY;
D O I
10.3837/tiis.2017.03.024
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The deblocking filter (DF) reduces blocking artifacts in encoded video sequences, and thereby significantly improves the subjective and objective quality of videos. Statistics show that the DF accounts for 5-18% of the total decoding time in high-efficiency video coding. Therefore, speeding up the DF will improve codec performance, especially for the decoder. In view of the rapid development of multicore technology, we propose a parallel DF scheme based on a modified order of accessing the coding tree units (CTUs) by analyzing the data dependencies between adjacent CTUs. This enables the DF to run in parallel, providing accelerated performance and more flexibility in the degree of parallelism, as well as finer parallel granularity. We additionally solve the problems of variable privatization and thread synchronization in the parallelization of the DF. Finally, the DF module is parallelized based on the HM16.1 reference software using OpenMP technology. The acceleration performance is experimentally tested under various numbers of cores, and the results show that the proposed scheme is very effective at speeding up the DF.
引用
收藏
页码:1684 / 1699
页数:16
相关论文
共 6 条
  • [1] Parallel deblocking filter for HEVC on many-core processor
    Yan, Chenggang
    Zhang, Yongdong
    Dai, Feng
    Wang, Xi
    Li, Liang
    Dai, Qionghai
    [J]. ELECTRONICS LETTERS, 2014, 50 (05) : 367 - +
  • [2] A parallel implementation of deblocking filter based on video array architecture for HEVC
    Jiang, Lin
    Yang, Qian
    Zhu, Yun
    Deng, JunYong
    [J]. 2016 SEVENTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2016,
  • [3] A Parallel Deblocking Filter based on H.264/AVC Video Coding Standard
    Li, Jiali
    Au, O. C.
    Fang, Lu
    Sun, Lin
    Sun, Wenxiu
    Soysa, Dinuka
    [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 233 - 236
  • [4] A Parallel Architecture with Novel Filtering and Data Accessing Order for Deblocking Filter in H.264/Svc Using Reconfigurable Architecture
    Manju, I.
    Kumar, A. Senthil
    [J]. INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2015, 45 (01): : 12 - 21
  • [5] Efficient H.264-to-HEVC Transcoding Based on Motion Propagation and Post-Order Traversal of Coding Tree Units
    Franche, Jean-Francois
    Coulombe, Stephane
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2018, 28 (12) : 3452 - 3466
  • [6] Fast HEVC Intra Mode Decision Algorithm Based on New Evaluation Order in the Coding Tree Block
    Palomino, Daniel
    Cavichioli, Eduardo
    Susin, Altamiro
    Agostini, Luciano
    Shafique, Muhammad
    Henkel, Joerg
    [J]. 2013 PICTURE CODING SYMPOSIUM (PCS), 2013, : 209 - 212