A soft-output Viterbi equalizer employing expanded memory length in a trellis

被引：0
|
作者：
Nagayasu, T
Kubo, H
Murakami, K
Fujino, T
机构：
[1] Mitsubishi Electric Corp, Kamakura-shi, Japan
来源：
IEICE TRANSACTIONS ON COMMUNICATIONS | 1997年 / E80B卷 / 02期
关键词：
soft-output Viterbi equalizer; MAP algorithm; Viterbi algorithm; soft-decision; intersymbol interference;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a novel approach to a soft-output equalizer, which makes a symbol-by-symbol soft-decision based on a posteriori probabilities (APP's) criterion in the presence of intersymbol interference. The authors propose a soft-output Viterbi equalizer (SOVE) employing expanded memory length in a trellis of the Viterbi algorithm with small arithmetic complexity. The proposed equalizer gives suboptimum soft-decision closer to that of a equalizer with the maximum a posteriori probabilities (MAP) algorithm than the conventional SOVE.
引用
收藏
页码：381 / 385
页数：5
相关论文
共 50 条
  • [1] Soft-output trellis waveform coding
    Haddad, T
    Yongaçoglu, A
    PROCEEDINGS OF THE IEEE-EURASIP WORKSHOP ON NONLINEAR SIGNAL AND IMAGE PROCESSING (NSIP'99), 1999, : 254 - 258
  • [2] Trimming Soft-Input Soft-Output Viterbi Algorithms
    Huang, Qin
    Xiao, Qiang
    Quan, Li
    Wang, Zulin
    Wang, Shafei
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2016, 64 (07) : 2952 - 2960
  • [3] An adaptive soft-output Viterbi equalizer for fast time-varying frequency-selective fading
    Nagayasu, T
    Kubo, H
    Murakami, K
    Fujino, T
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 1998, 81 (04): : 31 - 39
  • [4] Adaptive soft-output Viterbi equalizer for fast time-varying frequency-selective fading
    Nagayasu, T.
    Kubo, H.
    Murakami, K.
    Fujino, T.
    Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 1998, 81 (04): : 31 - 39
  • [5] A 40 MB/S SOFT-OUTPUT VITERBI DECODER
    JOERESSEN, OJ
    MEYR, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (07) : 812 - 818
  • [6] A radix-4 soft-output Viterbi architecture
    Haratsch, Erich F.
    Fitzpatrick, Kelly K.
    2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 224 - 227
  • [7] Low power architecture of the soft-output Viterbi algorithm
    Garrett, D
    Stan, M
    1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 262 - 267
  • [8] Modified Soft Output Viterbi Algorithm for truncated trellis
    Varma, GN
    Charan, GP
    Sahu, U
    IEEE TENCON 2003: CONFERENCE ON CONVERGENT TECHNOLOGIES FOR THE ASIA-PACIFIC REGION, VOLS 1-4, 2003, : 1535 - 1538
  • [9] A 2-stage soft-output equalizer for EDGE
    Zeng, HH
    Li, Y
    Winters, JH
    Sadjadpour, HR
    WCNC: 2000 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE, VOLS 1-3, 2000, : 393 - 397
  • [10] Optimal Channel Shortener Design for Reduced-State Soft-Output Viterbi Equalizer in Single-Carrier Systems
    Hu, Sha
    Kroll, Harald
    Huang, Qiuting
    Rusek, Fredrik
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2017, 65 (06) : 2568 - 2582
12345