Low area/power decimal addition with carry-select correction and carry-select sum-digits

被引:9
|
作者
Dorrigiv, Morteza [1 ]
Jaberipur, Ghassem [1 ,2 ]
机构
[1] Shahid Beheshti Univ, Dept Elect & Comp Engn, Tehran 1983963113, Iran
[2] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran
关键词
Decimal computer arithmetic; Speculative decimal addition; Combined binary/decimal-add/sub; Carry-select correction; FLOATING-POINT; ROUNDING ALGORITHM; ADDER;
D O I
10.1016/j.vlsi.2014.01.004
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We improve a carry-select technique for decimal adders, where pairs of corrective carry-out bits for all decimal positions are computed in parallel. Selection is based on the corresponding positional carry-in bits, which are produced by a quaternary parallel prefix carry network. Carry-out bits select pairs of corrected or intact sum-digits to be later selected by actual carry-in bits at the end of addition process. Analytical evaluation and synthesis results for various hardware sharing architectures on binary, decimal, adders, and subtractors show lower area consumption and less power dissipation of the proposed designs at no additional latency, compared to previous works. (C) 2014 Elsevier B.V. All rights reserved.
引用
收藏
页码:443 / 451
页数:9
相关论文
共 50 条
  • [1] Area and Power Efficient Carry-Select Adder
    Prasad, Govind
    Nayak, V. Shiva Prasad
    Sachin, S.
    Kumar, K. Lava
    Saikumar, Soma
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1897 - 1901
  • [2] Area-Delay-Power Efficient Carry-Select Adder
    Mohanty, Basant Kumar
    Patel, Sujit Kumar
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (06) : 418 - 422
  • [3] A REDUCED-AREA SCHEME FOR CARRY-SELECT ADDERS
    TYAGI, A
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (10) : 1163 - 1170
  • [4] A RECURSIVE CARRY-LOOKAHEAD/CARRY-SELECT HYBRID ADDER
    KANTABUTRA, V
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (12) : 1495 - 1499
  • [5] 64-bit carry-select adder with reduced area
    Kim, Y
    Kim, LS
    [J]. ELECTRONICS LETTERS, 2001, 37 (10) : 614 - 615
  • [6] Optimized design of parallel carry-select adders
    Alioto, Massimo
    Palumbo, Gaetano
    Poli, Massimo
    [J]. INTEGRATION-THE VLSI JOURNAL, 2011, 44 (01) : 62 - 74
  • [7] The design of hybrid carry-lookahead/carry-select adders
    Wang, Y
    Pai, C
    Song, XY
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2002, 49 (01): : 16 - 24
  • [8] Adaptive supply voltage for low-power ripple-carry and carry-select adders
    Suzuki, Hiroaki
    Jeong, Woopyo
    Roy, Kaushik
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (04) : 865 - 876
  • [9] Carry-select adder using single ripple-carry adder
    Chang, TY
    Hsiao, MJ
    [J]. ELECTRONICS LETTERS, 1998, 34 (22) : 2101 - 2103
  • [10] Hybrid carry-select statistical carry look-ahead adder
    Corsonello, P
    Perri, S
    Cocorullo, G
    [J]. ELECTRONICS LETTERS, 1999, 35 (07) : 549 - 551