Hardware Implementation of Compressed Data Packing

被引：0
|
作者：
Mursaev, Alexander [1 ]
机构：
[1] St Petersburg Electrotech Univ LETI, Dept Comp Sci & Engn, St Petersburg, Russia
来源：
2020 9TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO) | 2020年
关键词：
data compression; dense packing; hardware implementation;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Data compression algorithm based on the usage of different length code for symbol representation may be effective only if output stream is tightly packed. Hardware realization of these procedures has definite advantages in comparison with the software execution. Structures of devices that provide fast packing and decoding messages encoded according Huffman and similar algorithms are presented. Messages may be packed into dense bit sequence or word-by-word sequence. Both forms are discussed.
引用
收藏
页码：392 / 395
页数：4
相关论文
共 50 条
  • [1] Hardware Implementation Of Compressed Sensing Algorithm
    Chakraborty, Parnasree
    Tharini, C.
    Abidha, Minhaj M.
    [J]. PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, CONTROL AND COMMUNICATION (RTECC), 2018, : 46 - 50
  • [2] PROGRAMMABLE HARDWARE DATA PACKING.
    Anemojanis, E.
    [J]. IBM technical disclosure bulletin, 1983, 25 (12): : 6550 - 6551
  • [3] Exploiting Weight Statistics for Compressed Neural Network Implementation on Hardware
    Kashikar, Prachi
    Sinha, Sharad
    Verma, Ajeet Kumar
    [J]. 2021 IEEE 3RD INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS), 2021,
  • [4] Packing Vertex Data into Hardware-Decompressible Textures
    Kwan, Kin Chung
    Xu, Xuemiao
    Wan, Liang
    Wong, Tien-Tsin
    Pang, Wai-Man
    [J]. IEEE TRANSACTIONS ON VISUALIZATION AND COMPUTER GRAPHICS, 2018, 24 (05) : 1705 - 1716
  • [5] HARDWARE IMPLEMENTATION OF DATA FLOW MACHINE
    YOSHIDA, M
    NARUSE, T
    NAKAMURA, O
    [J]. REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1984, 32 (05): : 803 - 812
  • [6] Study and Construction for the Compressed Sensing Measurement Matrix Which is Easy to Hardware Implementation
    Fan, Yanming
    Wu, Licheng
    Li, Xiali
    [J]. COGNITIVE SYSTEMS AND SIGNAL PROCESSING, ICCSIP 2016, 2017, 710 : 529 - 540
  • [7] Efficient Hardware Implementation of Real-time Rectification using Adaptively Compressed LUT
    Kim, Jong-hak
    Kim, Jae-gon
    Oh, Jung-kyun
    Kang, Seong-muk
    Cho, Jun-Dong
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (01) : 44 - 57
  • [8] On the Implementation of a Hardware Architecture for an Audio Data Hiding System
    Jose Juan Garcia-Hernandez
    Claudia Feregrino-Uribe
    Rene Cumplido
    Carolina Reta
    [J]. Journal of Signal Processing Systems, 2011, 64 : 457 - 468
  • [9] On the Implementation of a Hardware Architecture for an Audio Data Hiding System
    Juan Garcia-Hernandez, Jose
    Feregrino-Uribe, Claudia
    Cumplido, Rene
    Reta, Carolina
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 64 (03): : 457 - 468
  • [10] Optimizing Data Flow Graphs to Minimize Hardware Implementation
    Gomez-Prado, D.
    Ren, Q.
    Ciesielski, M.
    Guillot, J.
    Boutillon, E.
    [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 117 - +
12345