Elecdra: A rule-based circuit analyzer for custom VLSI design

被引:0
|
作者
Lam, KN
机构
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents procedures that verify custom CMOS/BiCMOS VLSI circuits for their compliance to a given set of pre-defined rules or design styles. Predefined rules range from simple connectivity and sizing rules to specific circuit topologies ensuring acceptable circuit speed, reliability, and signal integrity, Our compliance checker, Elecdra, operates on transistor-level circuit netlists, which may contain back-annotated parasitics. Custom VLSI microprocessors with over 3 million devices have been successfully verified by Elecdra at the full-chip level.
引用
收藏
页码:1740 / 1743
页数:4
相关论文
共 50 条
  • [1] IJADE: A RULE-BASED HIERARCHICAL CMOS VLSI CIRCUIT OPTIMIZER.
    Lai, Feipei
    Kang, Sung Mo
    Trick, Timothy N.
    Rao, Vasant B.
    [J]. 1987, : 38 - 41
  • [2] Design of Syntax Analyzer for Kannada Sentences Using Rule-Based Approach
    Prathibha, R. J.
    Padma, M. C.
    [J]. EMERGING RESEARCH IN ELECTRONICS, COMPUTER SCIENCE AND TECHNOLOGY, ICERECT 2018, 2019, 545 : 277 - 283
  • [3] Alternative control strategies for rule-based transistor placement in CMOS VLSI design
    Royle, R.
    Priest, A.
    Hetherington, G.
    [J]. IEE proceedings. Part G. Electronic circuits and systems, 1991, 138 (01): : 137 - 144
  • [4] ALTERNATIVE CONTROL STRATEGIES FOR RULE-BASED TRANSISTOR PLACEMENT IN CMOS VLSI DESIGN
    HOYLE, R
    PRIEST, A
    HETHERINGTON, G
    [J]. IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1991, 138 (01): : 137 - 144
  • [5] A RULE-BASED DIAGNOSTIC SYSTEM FOR VLSI PROCESS FLOW
    FUNAKOSHI, K
    MIZUNO, K
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1988, 135 (08) : C371 - C371
  • [6] Rule-based ship design
    不详
    [J]. NAVAL ARCHITECT, 2007, : 159 - +
  • [7] A Rule-based Morphological Analyzer for Murrinh-Patha
    Seiss, Melanie
    [J]. LREC 2012 - EIGHTH INTERNATIONAL CONFERENCE ON LANGUAGE RESOURCES AND EVALUATION, 2012, : 751 - 758
  • [8] RULE-BASED VLSI VERIFICATION SYSTEM CONSTRAINED BY LAYOUT PARASITICS
    WENIN, J
    VANCAMP, M
    VERHASSELT, J
    LEONARD, J
    GUEBELS, P
    [J]. 26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 662 - 667
  • [9] DESIGN ISSUES IN A RULE-BASED SYSTEM
    FICKAS, S
    [J]. JOURNAL OF SYSTEMS AND SOFTWARE, 1989, 10 (02) : 113 - 123
  • [10] THE DESIGN OF A RULE-BASED CAI TUTORIAL
    HEINES, JM
    OSHEA, T
    [J]. INTERNATIONAL JOURNAL OF MAN-MACHINE STUDIES, 1985, 23 (01): : 1 - 25