Tamper-Resistant Authentication System with Side-Channel Attack Resistant AES and PUF using MDR-ROM

被引:0
|
作者
Shiozaki, Mitsuru [1 ]
Kubota, Takaya [1 ]
Nakai, Tsunato [2 ]
Takeuchi, Akihiro [2 ]
Nishimura, Takashi [2 ]
Fujino, Takeshi [2 ]
机构
[1] Ritsumeikan Univ, Res Org Sci & Engn, Kyoto, Shiga, Japan
[2] Ritsumeikan Univ, Grad Elect & Comp Engn, Kyoto, Shiga, Japan
关键词
Siede channel attacks (SCA); physical unclonable function (PUF); IO-masked dual-rail ROM (MDR-ROM); tamper-resistant authentication system; POWER ANALYSIS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As a threat of security devices, side-channel attacks (SCAs) and invasive attacks have been identified in the last decade. The SCA reveals a secret key on a cryptographic circuit by measuring power consumption or electromagnetic radiation during the cryptographic operations. We have proposed the MDR-ROM scheme as the low-power and small-area counter-measure against SCAs. Meanwhile, secret data in a nonvolatile memory is analyzed by invasive attacks, and the cryptographic device is counterfeited and cloned by an adversary. We proposed to combine the MDR-ROM scheme with the Physical Unclonable Function (PUF) technique, which is expected as the counter-measure against the counterfeit, and the prototype chip was fabricated with a 180nm CMOS technology. In addition, the keyless entry demonstration system was produced in order to present the effectiveness of SCA resistance and PUF technique. Our experiments confirmed that this demonstration system achieved sufficient tamper resistance.
引用
收藏
页码:1462 / 1465
页数:4
相关论文
共 43 条
  • [1] Side-Channel Attack Resistant AES Cryptographic Circuits with ROM reducing Address-Dependent EM Leaks
    Nakai, Tsunato
    Shibatani, Megumi
    Shiozaki, Mitsuru
    Kubota, Takaya
    Fujino, Takeshi
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2547 - 2550
  • [2] A New Fast and Side-channel Resistant AES Hardware Architecture
    Macchetti, Marco
    Pelletier, Herve
    Groux, Cedric
    2023 IEEE INTERNATIONAL CONFERENCE ON CYBER SECURITY AND RESILIENCE, CSR, 2023, : 572 - 579
  • [3] A Tolerant Algebraic Side-Channel Attack on AES Using CP
    Liu, Fanghui
    Cruz, Waldemar
    Ma, Chujiao
    Johnson, Greg
    Michel, Laurent
    PRINCIPLES AND PRACTICE OF CONSTRAINT PROGRAMMING (CP 2017), 2017, 10416 : 189 - 205
  • [4] TI-PUF: Toward Side-Channel Resistant Physical Unclonable Functions
    Aghaie, Anita
    Moradi, Amir
    IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2020, 15 : 3470 - 3481
  • [5] A side-channel analysis resistant description of the AES S-box
    Oswald, E
    Mangard, S
    Pramstaller, N
    Rijmen, V
    FAST SOFTWARE ENCRYPTION, 2005, 3557 : 413 - 423
  • [6] A side-channel resistant implementation of AES combining clock randomization with duplication
    Moraitis, Michail
    Brisfors, Martin
    Dubrova, Elena
    Lindskog, Niklas
    Englund, Hakan
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [7] Timing Side-Channel Attack Resistant Key Derivation Functions for Cryptosystems
    Lata, Kusum
    Bansal, Abhishek
    2021 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2021), 2021, : 395 - 399
  • [8] A side-channel attack resistant programmable PKC coprocessor for embedded applications
    Mentens, Nele
    Sakiyama, Kazuo
    Batina, Lejla
    Preneel, Bart
    Verbauwhede, Ingrid
    IC-SAMOS: 2007 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2007, : 194 - +
  • [9] Side Channel Leakage Assessment Strategy On Attack Resistant AES Architectures
    Darbar, Shabbir
    Mervin, J.
    Selvakumar, David
    2020 24TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2020,
  • [10] A VLSI design flow for secure side-channel attack resistant ICs
    Tiri, K
    Verbauwhede, I
    DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2005, : 58 - 63