Real-Time Blind Image Deconvolution based on Coordinated Framework of FPGA and DSP

被引:0
|
作者
Wang, Ze [1 ]
Li, Hang [1 ]
Zhou, Hua [1 ]
Liu, Hongjun [1 ]
机构
[1] China Acad Launch Vehicle Technol, Res & Dev R&D Ctr, Beijing 100076, Peoples R China
来源
关键词
iterative deconvolution; coordinated framework; parallel architecture;
D O I
10.1117/12.2199195
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Image restoration takes a crucial place in several important application domains. With the increasing of computation requirement as the algorithms become much more complexity, there has been a significant rise in the need for accelerating implementation. In this paper, we focus on an efficient real-time image processing system for blind iterative deconvolution method by means of the Richardson-Lucy (R-L) algorithm. We study the characteristics of algorithm, and an image restoration processing system based on the coordinated framework of FPGA and DSP (CoFD) is presented. Single precision floating-point processing units with small-scale cascade and special FFT/IFFT processing modules are adopted to guarantee the accuracy of the processing. Finally, Comparing experiments are done. The system could process a blurred image of 128x128 pixels within 32 milliseconds, and is up to three or four times faster than the traditional multi-DSPs systems.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] The Design of real-time Image Compressing System Based on DSP and FPGA
    Lu Lin
    Li Xiaofeng
    PROCEEDINGS OF THE FIRST INTERNATIONAL CONFERENCE ON INFORMATION SCIENCES, MACHINERY, MATERIALS AND ENERGY (ICISMME 2015), 2015, 126 : 336 - 339
  • [2] Design of SAS real-time image display based on FPGA and DSP
    Wang Junxian
    Li Junnan
    Wang Weidong
    Wang Jing
    PROCEEDINGS OF THE 2016 6TH INTERNATIONAL CONFERENCE ON MACHINERY, MATERIALS, ENVIRONMENT, BIOTECHNOLOGY AND COMPUTER (MMEBC), 2016, 88 : 547 - 550
  • [3] A DSP/FPGA-based parallel architecture for real-time image processing
    Yan, Luxin
    Zhang, Tianxu
    Zhong, Sheng
    WCICA 2006: SIXTH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-12, CONFERENCE PROCEEDINGS, 2006, : 610 - 610
  • [4] A new FPGA/DSP-based parallel architecture for real-time image processing
    Batlle, J
    Martí, J
    Ridao, P
    Amat, J
    REAL-TIME IMAGING, 2002, 8 (05) : 345 - 356
  • [5] A DSP plus FPGA based real-time histogram equalization system of infrared image
    Gu, DS
    Yang, NS
    Pi, DF
    Hua, M
    Shen, XY
    Zhang, RL
    SEMICONDUCTOR OPTOELECTRONIC DEVICE MANUFACTURING AND APPLICATIONS, 2001, 4602 : 160 - 165
  • [6] A Real-Time System for Lane Detection Based on FPGA and DSP
    Xiao, Jing
    Li, Shutao
    Sun, Bin
    SENSING AND IMAGING, 2016, 17
  • [7] Designing and Development of Multi-DSP real-time image processing system based on FPGA
    Wei, Hao
    2011 INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT), VOLS 1-4, 2012, : 1263 - 1265
  • [8] FPGA plus DSP-Based Real-Time Image Acquisition System Research and Design
    Kong Suran
    MATERIALS SCIENCE AND INFORMATION TECHNOLOGY, PTS 1-8, 2012, 433-440 : 5482 - 5488
  • [9] Real-time image deconvolution on the GPU
    Klosowski, James T.
    Krishnan, Shankar
    PARALLEL PROCESSING FOR IMAGING APPLICATIONS, 2011, 7872
  • [10] The Real-Time Image Processing Technique Based on DSP
    QI Chang~1
    2. School of Electronic Information and Electric Engineering
    WuhanUniversityJournalofNaturalSciences, 2005, (06) : 84 - 88