A NOVEL SPACE VECTOR PULSE WIDTH MODULATION SCHEME FOR DIODE CLAMPED MULTILEVEL INVERTERS

被引:0
|
作者
Kannapiran, E. [1 ]
Chinnaiyan, V. Kumar [1 ]
Gopinath, M. [1 ]
机构
[1] Dr NGP Inst Technol, Dept Elect & Elect Engn, Coimbatore 641048, Tamil Nadu, India
关键词
DCMLI; Multilevel Inverter; THD; Sine Pulse Width Modulation; Space Vector Pulse Width Modulation; PWM; GENERATION;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A Space Vector Pulse Width Modulation (SVPWM) scheme for diode clamped multilevel inverters is proposed. The proposed Pulse Width Modulation scheme generates the inverter leg switching pulses from the sampled reference phase voltage. The SVPWM scheme, presented for diode clamped multilevel inverters, can also work in the over modulation range, using only the sampled amplitudes of reference phase voltages. The proposed PWM technique does not involve any sector identification and thus considerably reduces the computation time when compared to the conventional Space Vector PWM technique. The proposed PWM signal generation scheme can be used for any multilevel inverter configuration.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Comparison of Pulse Width Modulation Techniques for Diode-Clamped and Cascaded Multilevel Inverters
    Gudipati, Kishor
    Maramreddy, Harsha Vardhan Reddy
    Kolli, Sri Gowri
    Lakshmi, Vuyyuru Anantha
    Reddy, Girireddy Sreenivasa
    [J]. ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2023, 13 (04) : 11078 - 11084
  • [2] A Switching Frequency Optimized Space Vector Pulse Width Modulation (SVPWM) Scheme for Cascaded Multilevel Inverters
    Tang, Xiongmin
    Zhang, Junhui
    Liu, Zheng
    Zhang, Miao
    [J]. ENERGIES, 2017, 10 (05):
  • [3] Space Vector Modulation for Diode-Clamped Multilevel Inverters with Capacitors Voltage Balance
    Verne, Santiago A.
    Gonzalez, Sergio A.
    Valla, Maria I.
    [J]. REVISTA IBEROAMERICANA DE AUTOMATICA E INFORMATICA INDUSTRIAL, 2009, 6 (02): : 69 - +
  • [4] Mapping Method Based Space Vector Modulation Technique for Diode Clamped Multilevel Inverters
    Susheela, N.
    Kumar, P. Satish
    Sharma, S. K.
    [J]. 2016 IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ELECTRONICS ENGINEERING (UPCON), 2016, : 410 - 415
  • [5] Level vector pulse width modulation for multilevel inverters
    Qanbari, Tohid
    Tousi, Behrouz
    Farhadi-Kangarlu, Mohammad
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2023, 51 (12) : 5776 - 5796
  • [6] A Space Vector Pulse Width Modulation Approach for DC Link Voltage Balancing in Diode-Clamped Multilevel Inverter
    Bharatiraja, C.
    Jeevananthan, S.
    Latha, R.
    Dash, S. S.
    [J]. CONFERENCE ON MODELING, IDENTIFICATION AND CONTROL, 2012, 3 : 133 - 140
  • [7] Space Vector based Pulse Width Modulation Scheme for Multilevel Inverters Using the Concept of Multi-Valued Logic
    Sagar, Pankaj
    Shiny, G.
    Baiju, M. R.
    [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND DRIVE SYSTEMS (IEEE PEDS 2013), 2013, : 1360 - 1365
  • [8] Simplified multilevel space vector pulse-width modulation scheme based on two-level space vector pulse-width modulation
    Wu, F. J.
    Zhao, K.
    Sun, L.
    [J]. IET POWER ELECTRONICS, 2012, 5 (05) : 609 - 616
  • [9] Space vector pulse-width modulation scheme for multilevel voltage inverters with duty cycle calculation based on relative vector distances
    Ovalle, Andres
    Ramos, Gustavo
    [J]. IET POWER ELECTRONICS, 2014, 7 (04) : 829 - 839
  • [10] Fast minimum loss space vector pulse-width modulation algorithm for multilevel inverters
    Sozer, Yilmaz
    Torrey, David A.
    Saha, Aparna
    Hung Nguyen
    Hawes, Nathaniel
    [J]. IET POWER ELECTRONICS, 2014, 7 (06) : 1590 - 1602