A 5-Gbit/s Clock- and Data-Recovery Circuit With 1/8-Rate Linear Phase Detector in 0.18-μm CMOS Technology

被引：21
|
作者：
Seo, Young-Suk [1 ]
Lee, Jang-Woo [1 ]
Kim, Hong-Jung [1 ]
Yoo, Changsik [1 ]
Lee, Jae-Jin [2 ]
Jeong, Chun-Seok [2 ]
机构：
[1] Hanyang Univ, Dept Elect & Comp Engn, Integrated Circuits Lab, Seoul 133791, South Korea
[2] Hynix Semicond, Ichon 467701, South Korea
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2009年 / 56卷 / 01期
关键词：
Clock and data recovery (CDR); CMOS; subrate linear phase detector (PD);
D O I：
10.1109/TCSII.2008.2008520
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
With a new 1/8-rate linear phase detector (PD), a 5-Gbit/s clock and data recovery (CDR) circuit is implemented in a digital 0.18-mu m CMOS technology. The outputs of the PD have much wider pulse than those of the conventional linear PDs. Thus, the design of circuits such as the PD and charge becomes much easier, and the maximum data rate is no longer limited by the speed of phase detection. The CDR shows 6.8-ps rms and 57.4-ps peak-to-peak jitter in the recovered clock and 10(-12) bit error rate for 2(31) - 1 pseudorandom binary-sequence input while consuming 144 mW from a 1.8-V supply.
引用
收藏
页码：6 / 10
页数：5
相关论文
共 50 条
  • [1] A 5-Gb/s 1/8-rate CMOS clock and data recovery circuit
    Kwon, JK
    Heo, TK
    Cho, SB
    Park, SM
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 293 - 296
  • [2] A 40-Gb/s clock and data recovery circuit in 0.18-μm CMOS technology
    Lee, J
    Razavi, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) : 2181 - 2190
  • [3] 5-Gb/s 0.18-μm CMOS clock recovery circuit
    Qiu, YH
    Wang, ZG
    Xu, Y
    Ding, JF
    Zhu, E
    Xiong, MZ
    PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, : 21 - 23
  • [4] A 0.18-μm CMOS clock and data recovery circuit with extended operation range
    Li, Miao
    Huang, Wenjie
    Kwasniewski, Tad
    Wang, Shoujun
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5139 - +
  • [5] A 8.7mW 5-Gb/s Clock and Data Recovery Circuit with 0.18-μm CMOS
    An, Taek-Joon
    Son, Kyung-Sub
    Kim, Young-Jin
    Kong, In-Seok
    Kang, Jin-Ku
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2329 - 2332
  • [6] A 4-gb/s CMOS clock and data recovery circuit using 1/8-rate clock technique
    Song, SJ
    Park, SM
    Yoo, HJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (07) : 1213 - 1219
  • [7] A 40Gb/s clock and data recovery circuit in 0.18μm CMOS technology
    Lee, J
    Razavi, B
    2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 242 - +
  • [8] A 0.18-μm CMOS clock and data recovery circuit with reference-less dual loops
    Li, M.
    Huang, W. -J.
    Kwasniewski, T.
    2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 168 - +
  • [9] A 0.18-μm CMOS clock and data recovery circuit with reference-less dual loops
    Li, Miao
    Kwasniewski, Tad
    Wang, Shoujun
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2358 - +
  • [10] A 5Gbit/s CMOS clock and data recovery circuit
    Kok-Siang, Tan
    Sulaiman, Mohd Shahiman
    Soon-Hwei, Tan
    Reaz, Mamun B. I.
    Mohd-Yasin, F.
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 415 - 418
12345