Triple Based Number Systems - A Novel Concept for Performance Enhancement of Digital Signal Processors

被引:0
|
作者
Sinha, Amitabha [1 ]
Maitra, Subhashis [2 ]
Sinha, Pavel [3 ]
Newton, Ken [4 ]
Mukherjee, Kishanu [1 ]
机构
[1] W Bengal Univ Technol, Kolkata 700064, W Bengal, India
[2] Kalyani Govt Engn Coll, Kalyani, W Bengal, India
[3] Concordia Univ, Montreal, PQ, Canada
[4] ESP MicroDesign, Kutztown, PA 19530 USA
关键词
TBNS; DBNS; FIR Filter; FFT; DCT; CDMA; LUT;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The signal processing algorithms face many challenges in real-time applications because of their high computational complexity. Therefore, the major issues have been the enhancement of speed of the arithmetic units in general and multiplications and additions in particular. Double Based Number Systems (DBNS) are increasingly gaining popularity for their capabilities of handling arithmetic operations efficiently. Even though DBNS schemes exhibit reasonably good performance for 8 bit multiplication, they are not efficient for higher bits In this paper we introduce a new concept "Triple based Number Systems (TBNS) for performance enhancement of the multiplier of the digital signal Processors. Efficiency of this number system has been dealt with in details and a comparison between TBNS and DBNS clearly indicate the advantages of the former in terms of speed, hardware complexity and power dissipation. Different architectural models have been proposed. Finally, an architecture of high precision FIR filter has been presented which exploits the advantages of the TBNS scheme.
引用
收藏
页码:944 / +
页数:2
相关论文
共 50 条
  • [1] Performance enhancement on digital signal processors with complex arithmetic capability
    Negishi, Y
    Watanabe, E
    Nishihara, A
    Yanagisawa, T
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (02) : 238 - 245
  • [2] Performance enhancement on digital signal processors with complex arithmetic capability
    Shibaura Inst of Technology, Omiya-shi, Japan
    [J]. IEICE Trans Fund Electron Commun Comput Sci, 2 (238-245):
  • [3] IMPLEMENTATION OF MULTIRATE SYSTEMS BY DIGITAL SIGNAL PROCESSORS
    WINTERMANTEL, J
    [J]. EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS, 1990, 1 (03): : 239 - 246
  • [4] Application of digital signal processors in optoelectronic systems
    Esepkina, NA
    Kruglov, SK
    Molodyakov, SA
    Sotnikova, GY
    [J]. 3RD INTERNATIONAL CONFERENCE ON OPTICAL INFORMATION PROCESSING, 1999, 3900 : 213 - 217
  • [5] Digital signal processors for modern control systems
    Masten, MK
    Panahi, I
    [J]. CONTROL ENGINEERING PRACTICE, 1997, 5 (04) : 449 - 458
  • [6] A novel register organization for VLIW digital signal processors
    Lin, TJ
    Lee, CC
    Liu, CW
    Jen, CW
    [J]. 2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 337 - 340
  • [7] Features of the construction of effective computer systems for digital signal processing based on systolic processors
    Kostenko, V.A.
    [J]. Telecommunications and Radio Engineering (English translation of Elektrosvyaz and Radiotekhnika), 1992, 47 (07): : 85 - 91
  • [8] Novel bit manipulation unit for communication digital signal processors
    Kim, SD
    Jeong, SH
    Sunwoo, MH
    Kim, KH
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 385 - 388
  • [9] Performance evaluation of motion estimation algorithms for digital signal processors
    Reader, Sydney
    Meng, Teresa
    [J]. IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation, 1999, : 35 - 43
  • [10] High performance code generation for VLIW digital signal processors
    Hwang, YT
    Chuang, YC
    [J]. 2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 683 - 692