A modified diode clamped inverter with reduced number of switches

被引:0
|
作者
Zolfaghar, Mahdi [1 ]
Najafi, Ehsan [1 ]
Hasanzadeh, Saeed [1 ]
机构
[1] Qom Univ Technol, Fac Elect & Comp Engn, Qom, Iran
关键词
Multilevel inverters; Diode clamped inverters; single-phase converters; power electronic components;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a novel multilevel inverter with reduced number of switches based on a modification to conventional diode clamped inverter. Diode clamped inverter is a well-known and wide-spread multilevel inverter among other inverters. Therefore, it has been modified in this paper to use fewer number of components to generate the same output voltage levels. This modification makes the proposed topology an excellent choice for low to medium power industrial applications. Moreover, the circuit operation is analyzed with MATLAB/Simulink for a nine level topology to show the performance of the circuit. A comparison between different topologies based on the number of components is carried out to clarify the advantages of the proposed topology over other ones.
引用
收藏
页码:53 / 58
页数:6
相关论文
共 50 条
  • [1] Multilevel inverter with reduced number of switches
    Koshti, Amol K.
    Thorat, A. R.
    Bhattar, P. C. Tejasvi. L.
    [J]. PROCEEDINGS OF 2017 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT ,POWER AND COMPUTING TECHNOLOGIES (ICCPCT), 2017,
  • [2] Design and simulation of reduced diode clamped multilevel inverter
    Jacobo-Palmer, Aldo
    Garrido, Javier
    Escobedo-Trujillo, Beatriz
    Revuelta-Acosta, J. D.
    [J]. 2021 IEEE INTERNATIONAL CONFERENCE ON ENGINEERING VERACRUZ (IEEE ICEV 2021(R)), 2021,
  • [3] A modified MLDCL inverter with reduced number of DC sources and switches for PV application
    Anil Kumar Yarlagadda
    Vimlesh Verma
    [J]. Electrical Engineering, 2022, 104 : 4379 - 4389
  • [4] A modified MLDCL inverter with reduced number of DC sources and switches for PV application
    Yarlagadda, Anil Kumar
    Verma, Vimlesh
    [J]. ELECTRICAL ENGINEERING, 2022, 104 (06) : 4379 - 4389
  • [5] A Multilevel Inverter Topology With Reduced Number of Switches
    Kashif, Muhammad Fayyaz
    Rashid, Amir Khurrum
    [J]. 2016 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS ENGINEERING (ICISE), 2016, : 268 - 271
  • [6] Design of Multilevel Inverter with Reduced Number of Switches
    Shimpi, A.
    Sheikh, A.
    Bhil, S.
    [J]. 2020 7TH INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT'20), VOL 1, 2020, : 1203 - 1208
  • [7] A Novel Topology for Multilevel Inverter with Reduced Number of Switches
    Karaca, Hulusi
    [J]. WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2013, VOL I, 2013, I : 350 - 354
  • [8] The New Topology of Multilevel Inverter with Reduced Number of Switches
    Jefry, Nur Atiqah
    Haw, Law Kah
    Ing, Wong Kiing
    [J]. 2020 11TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC), 2020, : 94 - 99
  • [9] A Novel Seven Level Inverter with Reduced Number Of Switches
    Varna, Megha S.
    Jose, Jenson
    [J]. PROCEEDINGS OF THE 2014 IEEE 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2014, : 294 - 299
  • [10] Novel Multilevel Inverter with Reduced Number of Switches and Batteries
    Deepak, Rashmy
    Kasturi, Vishnu S.
    Sarkar, Lepakshi
    Manjunatha, Y. R.
    Lakshmikantha, B. R.
    [J]. 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, CONTROLS AND COMMUNICATIONS (CCUBE), 2013,