共 50 条
- [1] Multilevel inverter with reduced number of switches [J]. PROCEEDINGS OF 2017 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT ,POWER AND COMPUTING TECHNOLOGIES (ICCPCT), 2017,
- [2] Design and simulation of reduced diode clamped multilevel inverter [J]. 2021 IEEE INTERNATIONAL CONFERENCE ON ENGINEERING VERACRUZ (IEEE ICEV 2021(R)), 2021,
- [3] A modified MLDCL inverter with reduced number of DC sources and switches for PV application [J]. Electrical Engineering, 2022, 104 : 4379 - 4389
- [5] A Multilevel Inverter Topology With Reduced Number of Switches [J]. 2016 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS ENGINEERING (ICISE), 2016, : 268 - 271
- [6] Design of Multilevel Inverter with Reduced Number of Switches [J]. 2020 7TH INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT'20), VOL 1, 2020, : 1203 - 1208
- [7] A Novel Topology for Multilevel Inverter with Reduced Number of Switches [J]. WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2013, VOL I, 2013, I : 350 - 354
- [8] The New Topology of Multilevel Inverter with Reduced Number of Switches [J]. 2020 11TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC), 2020, : 94 - 99
- [9] A Novel Seven Level Inverter with Reduced Number Of Switches [J]. PROCEEDINGS OF THE 2014 IEEE 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2014, : 294 - 299
- [10] Novel Multilevel Inverter with Reduced Number of Switches and Batteries [J]. 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, CONTROLS AND COMMUNICATIONS (CCUBE), 2013,