Component-based hardware/software co-verification

被引:0
|
作者
Xie, Fei [1 ]
Yang, Guowu [1 ]
Song, Xiaoyu [2 ]
机构
[1] Portland State Univ, Dept Comp Sci, Portland, OR 97207 USA
[2] Portland State Univ, Dept ECE, Portland, OR 97207 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present a novel component-based approach to hardware/software co-verification of embedded systems using model checking. Due to their diverse applications and often strict physical constraints, embedded systems are increasingly component-based and include only the necessary components for their missions. In our approach, a component model for embedded systems which unifies the concepts of hardware IPs (i.e., hardware components) and software components is defined. Hardware and software components are verified as they are developed bottom-up. Whole systems are co-verified as they are developed topdown. Interactions of bottom-up and top-down verification are exploited to reduce verification complexity by facilitating compositional reasoning and verification reuse. Case studies on a suite of networked sensors have shown that our approach facilitates major verification reuse and leads to order-of-magnitude reduction on verification complexity.
引用
收藏
页码:27 / +
页数:2
相关论文
共 50 条
  • [1] Guiding component-based hardware/software co-verification with patterns
    Li, Juncao
    Me, Fei
    Liu, Huaiyu
    [J]. SEAA 2007: 33RD EUROMICRO CONFERENCE ON SOFTWARE ENGINEERING AND ADVANCED APPLICATIONS, PROCEEDINGS, 2007, : 67 - +
  • [2] Component-based hardware/software co-verification for building trustworthy embedded systems
    Xie, Fei
    Yang, Guowu
    Song, Xiaoyu
    [J]. JOURNAL OF SYSTEMS AND SOFTWARE, 2007, 80 (05) : 643 - 654
  • [3] Panel: Hardware/software co-verification
    Smith, G
    Courtoy, M
    Kenefick, M
    [J]. DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 484 - 485
  • [4] Compositional reasoning for hardware/software co-verification
    Xie, Fei
    Yang, Guowu
    Song, Xiaoyu
    [J]. AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, PROCEEDINGS, 2006, 4218 : 154 - 169
  • [5] Hardware/Software Formal Co-Verification using Hardware Verification Techniques
    Nguyen, Minh D.
    Kunz, Wolfgang
    [J]. 2012 FOURTH INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS (ICCE), 2012, : 465 - 470
  • [6] Formal Techniques for Hardware/Software Co-Verification
    Kroening, Daniel
    Srivas, Mandayam
    [J]. 2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : LVII - LVIII
  • [7] The challenge of hardware-software co-verification
    Manolios, Panagiotis
    [J]. VERIFIED SOFTWARE: THEORIES, TOOLS, EXPERIMENTS, 2008, 4171 : 438 - 447
  • [8] Solutions eyed for hardware and software co-verification
    不详
    [J]. ELECTRONIC DESIGN, 1997, 45 (19) : 28 - 28
  • [9] Hardware and Software Co-Verification from Security Perspective
    Chen, Kejun
    Deng, Qingxu
    Hou, Yumin
    Jin, Yier
    Guo, Xiaolong
    [J]. 2019 20TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR/SOC TEST, SECURITY AND VERIFICATION (MTV 2019), 2019, : 50 - 55
  • [10] Hardware/software co-verification scheme for MSTP ASIC
    Wu, Tao
    Wang, Peng
    Jin, Depeng
    Zeng, Lieguang
    [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 998 - 1001