A Unified Cryptographic Processor for RSA and ECC in RNS

被引:0
|
作者
Wei, Jizeng [1 ]
Guo, Wei [1 ]
Liu, Hao [1 ]
Tan, Ya [1 ]
机构
[1] Tianjin Univ, Sch Comp Sci & Technol, Tianjin Key Lab Cognit Comp & Applicat, Tianjin 300072, Peoples R China
关键词
Public-Key Cryptosystems; RSA; ECC; Residue Number System; Transport Triggered Architecture; Reconfigurable Architecture;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a unified and programmable crypto-processor with coarse-grained reconfigurable datapath to perform either RSA or elliptic curve cryptosystems (ECC) over prime field GF(p), which uses Residue Number System (RNS) as basic arithmetic to exploit data-level parallelism and Transport Triggered Architecture to improve instruction-level parallelism. The reconfigurable datapath provides three configuration modes to accelerate the RNS Montgomery multiplication( RNSMM). An efficient RNS base, 2(n) - c(i), is chosen to reduce the multiplication complexity of RNSMM. Experimental results show that the proposed processor has better tradeoff among algorithm flexibility, performance and area than other related works.
引用
收藏
页码:19 / 32
页数:14
相关论文
共 50 条
  • [1] A public-key cryptographic processor for RSA and ECC
    Eberle, H
    Gura, N
    Shantz, SLC
    Gupta, V
    Rarick, L
    Sundaran, S
    [J]. 15TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2004, : 98 - 110
  • [2] A Fully RNS based ECC Processor
    Asif, Shahzad
    Hossain, Md Selim
    Kong, Yinan
    Abdul, Wadood
    [J]. INTEGRATION-THE VLSI JOURNAL, 2018, 61 : 138 - 149
  • [3] Design of RSA processor for concurrent cryptographic transformations
    Vollala, Satyanarayana
    Varadhan, V. V.
    Geetha, K.
    Ramasubramanian, N.
    [J]. MICROELECTRONICS JOURNAL, 2017, 63 : 112 - 122
  • [4] Design of a scalable RSA and ECC crypto-processor
    Sun, MC
    Su, CP
    Huang, CT
    Wu, CW
    [J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 495 - 498
  • [5] An efficient Montgomery multiplication algorithm and RSA cryptographic processor
    Garg, Richa
    Vig, Renu
    [J]. ICCIMA 2007: INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND MULTIMEDIA APPLICATIONS, VOL II, PROCEEDINGS, 2007, : 188 - 195
  • [6] Identification of information leakage spots on a cryptographic device with an RSA processor
    Meynard, Olivier
    Hayashi, Yu-ichi
    Homma, Naofumi
    Guilley, Sylvain
    Danger, Jean-Luc
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2011, : 773 - 778
  • [7] Fast Montgomery modular multiplication and RSA cryptographic processor architectures
    McIvor, C
    McLoone, M
    McCanny, JV
    Daly, A
    Marnane, W
    [J]. CONFERENCE RECORD OF THE THIRTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2003, : 379 - 384
  • [8] A TTA-like Processor for Fast RSA Key Generation Using RNS
    Guo, Wei
    Hu, Jingwei
    Wei, Jizeng
    [J]. JOURNAL OF COMPUTERS, 2013, 8 (01) : 33 - 40
  • [9] A Parameterized Design of Modular Exponentiation on Reconfigurable Platforms for RSA Cryptographic Processor
    Latif, Kashif
    Mahboob, Athar
    Ikram, Nassar
    [J]. 2009 2ND INTERNATIONAL CONFERENCE ON COMPUTER, CONTROL AND COMMUNICATION, 2009, : 587 - 594
  • [10] An energy-efficient reconfigurable asymmetric modular cryptographic operation unit for RSA and ECC
    Bie, Mengni
    Li, Wei
    Chen, Tao
    Nan, Longmei
    Yang, Danyang
    [J]. FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2022, 23 (01) : 134 - 144