Hybrid Lithography for Triple Patterning Decomposition and E-Beam Lithography

被引:7
|
作者
Tian, Haitong [1 ,2 ]
Zhang, Hongbo
Xiao, Zigang [1 ,2 ]
Wong, Martin D. F. [1 ,2 ]
机构
[1] Univ Illinois, Urbana, IL 61801 USA
[2] Synophys Inc, Urbana, IL USA
来源
基金
美国国家科学基金会;
关键词
Triple Patterning Lithography; E-Beam; Hybrid Lithography;
D O I
10.1117/12.2046499
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
As we advances into 14/10nm technology node, single patterning technology is far from enough to fabricate the features with shrinking feature size. According to International Technology Roadmap for Semiconductors in 2011,(1) double patterning lithography is already available for massive productions in industry for sub-32nm half pitch technology node. For 14/10nm technology node, double patterning begins to show its limitations as it uses too many stitches to resolve the native coloring conflicts. Stitches will increase the manufacturing cost, lead to potential functional errors of the chip, and cause the yield lost. Triple patterning lithography and E-Beam lithography are two emerging techniques to beat the diffraction limit for current optical lithography system. In this paper, we investigate combining the merits of triple patterning lithography and E-Beam lithography for standard cell based designs. We devise an approach to compute a stitch free decomposition with the optimal number of E-Beam shots for row structure layout. The approach is expected to highlight the necessity and advantages of using hybrid lithography for advanced technology node.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Two-Stage Layout Decomposition for Hybrid E-Beam and Triple Patterning Lithography
    Li, Xingquan
    Zhu, Wenxing
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2017, 23 (01)
  • [2] Discrete relaxation method for hybrid e-beam and triple patterning lithography layout decomposition
    Li, Xingquan
    Li, Jiangkao
    Wu, Hongxi
    Chen, Yeh-Cheng
    [J]. JOURNAL OF AMBIENT INTELLIGENCE AND HUMANIZED COMPUTING, 2021,
  • [3] Layout Decomposition for Hybrid E-Beam and DSA Double Patterning Lithography
    Yang, Yunfeng
    Yang, Fan
    Luk, Wai-Shing
    Yan, Changhao
    Zeng, Xuan
    Hu, Xiangdong
    [J]. 2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2461 - 2464
  • [4] Layout Decomposition Co-Optimization for Hybrid E-Beam and Multiple Patterning Lithography
    Yang, Yunfeng
    Luk, Wai-Shing
    Zhou, Hai
    Yan, Changhao
    Zeng, Xuan
    Zhou, Dian
    [J]. 2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 652 - 657
  • [5] Layout Decomposition Co-Optimization for Hybrid E-Beam and Multiple Patterning Lithography
    Yang, Yunfeng
    Luk, Wai-Shing
    Pan, David Z.
    Zhou, Hai
    Yan, Changhao
    Zhou, Dian
    Zeng, Xuan
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (09) : 1532 - 1545
  • [6] Direct Patterning of Ionic Polymers with E-Beam Lithography
    Annina M. Steinbach
    Stefan Jenisch
    Parisa Bakhtiarpour
    Masoud Amirkhani
    Steffen Strehle
    [J]. MRS Advances, 2016, 1 (1) : 45 - 50
  • [7] Direct Patterning of Ionic Polymers with E-Beam Lithography
    Steinbach, Annina M.
    Jenisch, Stefan
    Bakhtiarpour, Parisa
    Amirkhani, Masoud
    Strehle, Steffen
    [J]. MRS ADVANCES, 2016, 1 (01): : 45 - 50
  • [8] Patterning of membrane masks for projection e-beam lithography
    Fetter, L
    Biddick, C
    Blakey, M
    Liddle, A
    Peabody, H
    Novembre, A
    Tennant, D
    [J]. 16TH ANNUAL SYMPOSIUM ON PHOTOMASK TECHNOLOGY AND MANAGEMENT, 1996, 2884 : 276 - 287
  • [9] Self-aligned Double Patterning Layout Decomposition with Complementary E-Beam Lithography
    Gao, Jhih-Rong
    Yu, Bei
    Pan, David Z.
    [J]. 2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 143 - 148
  • [10] Optimisation of HSQ e-beam lithography for the patterning of FinFET transistors
    Fruleux-Cornu, Frederique
    Penaud, Julien
    Dubois, Emmanuel
    Francois, Marc
    [J]. MICROELECTRONIC ENGINEERING, 2006, 83 (4-9) : 776 - 779