Reduced time high temperature processing for thyristor silicon wafers

被引:0
|
作者
Obreja, VVN [1 ]
Podaru, C [1 ]
机构
[1] Natl R&D Inst Microtechnol IMT, Bucharest 72996, Romania
关键词
D O I
10.1109/RTP.2001.1013776
中图分类号
O414.1 [热力学];
学科分类号
摘要
Thyristor diffused silicon wafers are usually manufactured by means of the planar technology which requires at least three high temperature treatment stages. Two processing flow variants with only two diffusion processes above 1000 degreesC and without use of the planar process, have been experimented for thyristor wafer manufacturing. In one of them, boron diffusion at 1200 degreesC for ten hours has been used to obtain the two blocking junctions. In the second one, a four hours diffusion at 1200 degreesC of aluminium for the forward blocking junction and aluminium. and boron for the reverse blocking junction have been carried out. Final diffused N+PNP+ wafers have been obtained by phosphorus diffusion on the side of the wafer where the P diffused layer has a surface concentration around of 10(19)/cm(2). The diffusion sources were deposited as thin films at low temperature on the wafer sides. Good performance medium power thyristors, have been obtained by the above processing variants. The processing flow variant where aluminium is used as doping impurity has the advantage of a shorter total time required for the high temperature treatments.
引用
收藏
页码:265 / 269
页数:5
相关论文
共 50 条
  • [1] High-temperature annealed silicon wafers
    Graf, D
    Wahlich, R
    Krottenthaler, P
    Feijoo, D
    Lambert, U
    Wagner, P
    [J]. PROCEEDINGS OF THE SYMPOSIUM ON CRYSTALLINE DEFECTS AND CONTAMINATION: THEIR IMPACT AND CONTROL IN DEVICE MANUFACTURING II, 1997, 97 (22): : 18 - 31
  • [2] Comparison of high temperature annealed Czochralski silicon wafers and epitaxial wafers
    Graf, D
    Lambert, U
    Brohl, M
    Ehlert, A
    Wahlich, R
    Wagner, P
    [J]. MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 1996, 36 (1-3): : 50 - 54
  • [3] Warpage at high temperature and mechanical strength of silicon wafers
    Central South Univ of Technology, Changsha, China
    [J]. Pan Tao Ti Hsueh Pao, 9 (710-713):
  • [4] Polarized radiation thermometry of silicon wafers at high temperature
    Ohkubo, T
    Iuchi, T
    [J]. SICE 2004 ANNUAL CONFERENCE, VOLS 1-3, 2004, : 654 - 657
  • [5] Model-Based Temperature Control in Thermal Processing of Silicon Wafers
    Koch, Stefan
    Schaum, Alexander
    Kleindienst, Martin
    Reichhartinger, Markus
    Meurer, Thomas
    Moreno, Jaime A.
    Horn, Martin
    [J]. IFAC PAPERSONLINE, 2022, 55 (26): : 180 - 186
  • [6] AUTOMATIC CHEMICAL PROCESSING FOR SILICON WAFERS
    OSWALD, DR
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 1974, 3 (04) : 856 - 856
  • [7] Fast and High Quality Composite Processing Method for Silicon Carbide Wafers
    Yang Chao
    Li Fukun
    Ren Ting
    Wei Yuansong
    Bai Yang
    [J]. ACTA OPTICA SINICA, 2020, 40 (13)
  • [8] AUTOMATIC CHEMICAL PROCESSING FOR SILICON WAFERS
    OSWALD, DR
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1976, 123 (04) : 531 - 534
  • [9] MONOCRYSTALINE SILICON CARBIDE WAFERS PROCESSING
    Ivenin, S. V.
    [J]. MORDOVIA UNIVERSITY BULLETIN, 2015, 25 (04): : 37 - 50
  • [10] Protection of silicon wafers from alkali contamination during high-temperature processing using electric field
    Beregovsky, M
    Klyuch, A
    Raskin, Y
    Zinman, Y
    Shacham-Diamand, Y
    Deal, BE
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2000, 147 (10) : 3892 - 3898