Review of Pulse Generators for Gated Ring Oscillator Based Time-to-Digital Converters

被引:0
|
作者
Teh, Jian Sen [1 ]
Arjun, Ramaswami Palaniappan [1 ]
Siek, Liter [1 ]
Zheng, Yuanjin [1 ]
机构
[1] Nanyang Technol Univ, Ctr Excellence IC Design VIRTUS, Singapore 639798, Singapore
关键词
Gated ring oscillator; Linearity; Pulse generator; Time-to-Digital converter; RESOLUTION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Pulse generator serves an important role in gated ring oscillator (GRO) based Time-to-Digital converters (TDC) to enable the ring oscillator for the input time difference between two reference timing events. As the resolution of TDC advances to a few picoseconds, the linearity of the pulse generator becomes increasingly important. This paper reviews and compare between pulse generators implemented using a XOR gate, SR latch, phase frequency detector (PFD) and time difference generator (TDG). Simulation results in standard 40nm CMOS technology shows that the TDG is the most suitable pulse generator since it has the best linearity. In terms of power and area, the dynamic PFD is a good alternative.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Low-power Time-to-Digital Converter based on Vernier Gated-Ring-Oscillator
    Bayat, Samaneh
    Rezaee-Dehsorkh, Hamidreza
    Ravanshad, Nassim
    [J]. 26TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2018), 2018, : 1441 - 1445
  • [2] Temperature compensated and gated CMOS ring oscillator for time-to-digital converter application
    Jin Wu
    Lingku Chang
    Wenbo Li
    Lixia Zheng
    Weifeng Sun
    [J]. Analog Integrated Circuits and Signal Processing, 2017, 90 : 513 - 521
  • [3] Temperature compensated and gated CMOS ring oscillator for time-to-digital converter application
    Wu, Jin
    Chang, Lingku
    Li, Wenbo
    Zheng, Lixia
    Sun, Weifeng
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 90 (03) : 513 - 521
  • [4] Harmonic Ring Oscillator Time-to-Digital Converter
    Caram, Juan Pablo
    Galloway, Jeff
    Kenney, J. Stevenson
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 161 - 164
  • [5] A 90nm CMOS Digital PLL Based on Vernier-Gated-Ring-Oscillator Time-to-Digital Converter
    Lu, Ping
    Wu, Ying
    Andreani, Pietro
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2593 - 2596
  • [6] A multi-path gated ring oscillator based time-to-digital converter in 65 nm CMOS technology
    江晨
    黄煜梅
    洪志良
    [J]. Journal of Semiconductors, 2013, (03) : 81 - 85
  • [7] A multi-path gated ring oscillator based time-to-digital converter in 65 nm CMOS technology
    江晨
    黄煜梅
    洪志良
    [J]. Journal of Semiconductors, 2013, 34 (03) : 81 - 85
  • [8] A multi-path gated ring oscillator based time-to-digital converter in 65 nm CMOS technology
    Jiang Chen
    Huang Yumei
    Hong Zhiliang
    [J]. JOURNAL OF SEMICONDUCTORS, 2013, 34 (03)
  • [9] A CMOS time-to-digital converter based on a ring oscillator for a laser radar
    Nissinen, L
    Mäntyniemi, A
    Kostamovaara, J
    [J]. ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 469 - 472
  • [10] A Review of Advancements and Trends in Time-to-Digital Converters Based on FPGA
    Xia, Haojie
    Yu, Xin
    Zhang, Jin
    Cao, Guiping
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2024, 73