共 50 条
- [2] Techniques for transient fault sensitivity analysis and reduction in VLSI circuits [J]. 18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 597 - 604
- [3] A Power Transmission Line Fault Distance Estimation VLSI Chip: Design and Defect Tolerance [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 243 - 251