FiC-RNN: A Multi-FPGA Acceleration Framework for Deep Recurrent Neural Networks

被引:12
|
作者
Sun, Yuxi [1 ]
Amano, Hideharu [1 ]
机构
[1] Keio Univ, Dept Informat & Comp Sci, Yokohama, Kanagawa 2238522, Japan
关键词
multi-FPGA; recurrent neural networks; LSTM;
D O I
10.1587/transinf.2020PAP0003
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Recurrent neural networks (RNNs) have been proven effective for sequence-based tasks thanks to their capability to process temporal information. In real-world systems, deep RNNs are more widely used to solve complicated tasks such as large-scale speech recognition and machine translation. However, the implementation of deep RNNs on traditional hardware platforms is inefficient due to long-range temporal dependence and irregular computation patterns within RNNs. This inefficiency manifests itself in the proportional increase in the latency of RNN inference with respect to the number of layers of deep RNNs on CPUs and GPUs. Previous work has focused mostly on optimizing and accelerating individual RNN cells. To make deep RNN inference fast and efficient, we propose an accelerator based on a multi-FPGA platform called Flow-inCloud (FiC). In this work, we show that the parallelism provided by the multi-FPGA system can be taken advantage of to scale up the inference of deep RNNs, by partitioning a large model onto several FPGAs, so that the latency stays close to constant with respect to increasing number of RNN layers. For single-layer and four-layer RNNs, our implementation achieves 31x and 61x speedup compared with an Intel CPU.
引用
收藏
页码:2457 / 2462
页数:6
相关论文
共 50 条
  • [1] Toward Multi-FPGA Acceleration of the Neural Networks
    Biookaghazadeh, Saman
    Ravi, Pravin Kumar
    Zhao, Ming
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2021, 17 (02)
  • [2] Acceleration of Deep Recurrent Neural Networks with an FPGA cluster
    Sun, Yuxi
    Ben Ahmed, Akram
    Amano, Hideharu
    PROCEEDINGS OF THE 10TH INTERNATIONAL SYMPOSIUM ON HIGHLY EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES (HEART), 2019,
  • [3] Integrating Multi-FPGA Acceleration to OpenMP Distributed Computing
    Rosso, Pedro Henrique
    Petrica, Lucian
    Lisa, Nusrat Jahan
    Pereira, Marcio
    Rigo, Sandro
    Yviquel, Herve
    Bonato, Vanderlei
    Francesquini, Emilio
    Araujo, Guido
    ADVANCING OPENMP FOR FUTURE ACCELERATORS, IWOMP 2024, 2024, 15195 : 49 - 63
  • [4] Remote Dynamic Reconfiguration of a Multi-FPGA System FiC (Flow-in-Cloud)
    Hironaka, Kazuei
    Iizuka, Kensuke
    Yamakura, Miho
    Ben Ahmed, Akram
    Amano, Hideharu
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2021, E104D (08) : 1321 - 1331
  • [5] AstroByte: Multi-FPGA Architecture for Accelerated Simulations of Spiking Astrocyte Neural Networks
    Karim, Shvan
    Harkin, Jim
    McDaid, Liam
    Gardiner, Bryan
    Liu, Junxiu
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1568 - 1573
  • [6] A Framework for Multi-FPGA Interconnection using Multi Gigabit Transceivers
    Dreschmann, Michael
    Heisswolf, Jan
    Geiger, Michael
    Haussecker, Manuel
    Becker, Juergen
    2015 28TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2015,
  • [7] Scalable Multi-FPGA Acceleration for Large RNNs with Full Parallelism Levels
    Kwon, Dongup
    Hur, Suyeon
    Jang, Hamin
    Nurvitadhi, Eriko
    Kim, Jangwoo
    PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
  • [8] FARNN: FPGA-GPU Hybrid Acceleration Platform for Recurrent Neural Networks
    Cho, Hyungmin
    Lee, Jeesoo
    Lee, Jaejin
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2022, 33 (07) : 1725 - 1738
  • [9] SPARK: A Scalable Partitioning and Routing Framework for Multi-FPGA Systems
    Zang, Xinshi
    Young, Evangeline F. Y.
    Wong, Martin D. F.
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 593 - 598
  • [10] A custom interconnection multi-FPGA framework for distributed processing applications
    Salazar-Garcia, Carlos
    Chacon-Rodriguez, Alfonso
    Rimolo-Donadio, Renato
    Garcia-Ramirez, Ronny
    Solorzano-Pacheco, David
    Gonzalez-Gomez, Jeferson
    Strydis, Christos
    2022 35TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2022), 2022,