A History-Based Diagnosis Technique for Static and Dynamic Faults in SRAMs

被引:0
|
作者
Ney, A. [1 ]
Bosio, A. [1 ]
Dilillo, L. [1 ]
Girard, P. [1 ]
Pravossoudovitch, S. [1 ]
Virazel, A. [1 ]
Bastian, M. [2 ]
机构
[1] Univ Montpellier 2, CNRS, LIRMM, 161 Rue Ada, F-34392 Montpellier 5, France
[2] Infineon Technol France, F-06560 Valbonne, France
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The usual techniques for memory diagnosis are mainly based on signature analysis. They consist in creating a fault dictionary that is used to determine the correspondence between the signature and the fault models affecting the memory. The effectiveness of such diagnosis methods is therefore strictly related to the fault dictionary accuracy. To the best of our knowledge, most of existing signature-based diagnosis approaches targets static faults only. In this paper, we present a new diagnosis approach that represents an alternative to signature-based approaches. This new diagnosis technique, named history-based diagnosis, makes use of the effect-cause paradigm already developed for logic design diagnosis. It consists in creating a database containing the history of operations (read and write) performed on a faulty memory core-cell. This information is crucial to track the root cause of the observed faulty behavior and it can be used to generate the set of possible Fault Primitives representing the set of suspected fault models. This new diagnosis method is able to identify static as well as dynamic faults. Although applied to SRAMs in this paper, it can be effective also for other memory types such as DRAMs. Experimental results are provided to prove the efficiency of the proposed methodology in generating a list of suspected faults as well as the location of the faulty components in the memory.
引用
收藏
页码:70 / +
页数:2
相关论文
共 50 条
  • [1] A signature-based approach for diagnosis of dynamic faults in SRAMs
    Ney, A.
    Bosio, A.
    Dilillo, L.
    Girard, P.
    Pravossoudovitch, S.
    Virazel, A.
    [J]. 2008 INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE, 2008, : 229 - 234
  • [2] Automatic march tests generation for static and dynamic faults in SRAMs
    Benso, A
    Bosio, A
    Di Carlo, S
    Di Natale, G
    Prinetto, P
    [J]. ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 122 - 127
  • [3] History-based dynamic BDD minimization
    Drechsler, R
    Günther, W
    [J]. INTEGRATION-THE VLSI JOURNAL, 2001, 31 (01) : 51 - 63
  • [4] Reliability-Enhancement and Self-Repair Schemes for SRAMs With Static and Dynamic Faults
    Li, Jin-Fu
    Tseng, Tsu-Wei
    Hou, Chih-Sheng
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (09) : 1361 - 1366
  • [5] March AB, a state-of-the-art march test for realistic static linked faults and dynamic faults in SRAMs
    Bosio, A.
    Di Carlo, S.
    Di Natale, G.
    Prinetto, P.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (03): : 237 - 245
  • [6] History-based bottleneck bandwidth estimation technique
    Sivarajah, J
    Armitage, DW
    Allinson, NM
    [J]. ELECTRONICS LETTERS, 2003, 39 (03) : 335 - 336
  • [7] A History-Based Dynamic Random Software Testing
    Zhang, Lei
    Yin, Bei-Bei
    Lv, Junpeng
    Cai, Kai-Yuan
    Yau, Stephen S.
    Yu, Jia
    [J]. 2014 38TH ANNUAL IEEE INTERNATIONAL COMPUTER SOFTWARE AND APPLICATIONS CONFERENCE WORKSHOPS (COMPSACW 2014), 2014, : 31 - 36
  • [8] History-based diagnosis templates in the framework of the situation calculus
    Iwan, G
    [J]. AI COMMUNICATIONS, 2002, 15 (01) : 31 - 45
  • [9] Automatic march tests generations for Static Linked Faults in SRAMs
    Benso, A.
    Bosio, A.
    Di Carlo, S.
    Di Natale, G.
    Prinetto, P.
    [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1258 - +
  • [10] History-based dynamic minimization during BDD construction
    Drechsler, R
    Günther, W
    [J]. VLSI: SYSTEMS ON A CHIP, 2000, 34 : 334 - 345