共 50 条
- [2] Low power multiplication schemes for single multiplier CMOS based FIR digital filter implementations [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1940 - 1943
- [3] FPGA Based performance analysis of multiplier policies for FIR filter [J]. 2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 17 - 20
- [4] The multiplier tree FIR filter architecture [J]. 2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, : 447 - 450
- [5] Implementation of Folded FIR filter based on Pipelined Multiplier Array [J]. PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES 2018), 2018, : 667 - 672
- [7] A digital energy spectroscopy based on FIR filter [J]. Science China Technological Sciences, 2011, 54 : 251 - 254