共 50 条
- [1] A cache replacement policy to reduce cache miss rate for multiprocessor architecture [J]. IEICE ELECTRONICS EXPRESS, 2010, 7 (12): : 850 - 855
- [2] Bargain Cache: Using File-System Metadata to Reduce the Cache Miss Penalty [J]. PDCAT 2008: NINTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2008, : 177 - 184
- [4] MALRU: Miss-penalty Aware LRU-based Cache Replacement for Hybrid Memory Systems [J]. PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1086 - 1091
- [5] Reducing DRAM Cache Access in Cache Miss via an Effective Predictor [J]. PROCEEDINGS OF 2016 IEEE 7TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS 2016), 2016, : 501 - 504
- [7] Hiding cache miss penalty using priority-based execution for embedded processors [J]. 2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1032 - +
- [8] Update-based cache access and replacement in wireless data access [J]. IEEE Trans. Mob. Comput., 2006, 12 (1734-1748):
- [9] Sequential pattern-based cache replacement in servlet container [J]. WEB ENGINEERING, PROCEEDINGS, 2007, 4607 : 105 - +