Saber: Sequential Access Based cachE Replacement to Reduce the Cache Miss Penalty

被引:0
|
作者
Zhao, Yingjie [1 ]
Xiao, Nong [1 ]
机构
[1] Natl Univ Def Teclmol, Dept Comp Sci, Changsha, Hunan, Peoples R China
关键词
Saber; cache replacement; access pattern; hit ratio; miss penalty;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Ever since a long time ago, recency and frequency are not to be sneezed at design of cache management policy. Meanwhile, hit ratio is used to estimate whether a cache replacement policy is good or not. The influence of miss penalty on cache performance is neglected incorrectly. In fact, the cache miss penalty can vary by almost one or two orders of magnitude among different policies because of tremendous divergence between sequential access rate and random access rate of disk. We notice the phenomena and propose a novel cache management policy, namely, Sequential Access Based cachE Replacement, or Saber for short, where the non-uniform weights of sequentiality are dynamically assigned to buffered pages depending on page locations in the disk to determine the candidate victim. In the case, isolated pages will stay longer than neighboring ones in the memory. Hence, hard disks will work under sequential access mode as much as possible, which can improve cache performance by reducing the cache miss penalty and the mean access latency.
引用
收藏
页码:1389 / 1394
页数:6
相关论文
共 50 条
  • [1] A cache replacement policy to reduce cache miss rate for multiprocessor architecture
    Lim, Ho
    Kim, Jaehwan
    Chong, Jong-wha
    [J]. IEICE ELECTRONICS EXPRESS, 2010, 7 (12): : 850 - 855
  • [2] Bargain Cache: Using File-System Metadata to Reduce the Cache Miss Penalty
    Zhao, Yingjie
    Xiao, Nong
    [J]. PDCAT 2008: NINTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2008, : 177 - 184
  • [3] Miss Penalty Aware Cache Replacement for Hybrid Memory Systems
    Jin, Hai
    Chen, Di
    Liu, Haikun
    Liao, Xiaofei
    Guo, Rentong
    Zhang, Yu
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (12) : 4669 - 4682
  • [4] MALRU: Miss-penalty Aware LRU-based Cache Replacement for Hybrid Memory Systems
    Chen, Di
    Jin, Hai
    Liao, Xiaofei
    Liu, Haikun
    Guo, Rentong
    Liu, Dong
    [J]. PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1086 - 1091
  • [5] Reducing DRAM Cache Access in Cache Miss via an Effective Predictor
    Wang, Qi
    Xing, Yanzhen
    Wang, Donghui
    [J]. PROCEEDINGS OF 2016 IEEE 7TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS 2016), 2016, : 501 - 504
  • [6] Cache replacement algorithms with nonuniform miss costs
    Jeong, JH
    Dubois, M
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (04) : 353 - 365
  • [7] Hiding cache miss penalty using priority-based execution for embedded processors
    Park, Sanghyun
    Shrivastava, Aviral
    Paek, Yunheung
    [J]. 2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1032 - +
  • [8] Update-based cache access and replacement in wireless data access
    IEEE
    不详
    不详
    不详
    [J]. IEEE Trans. Mob. Comput., 2006, 12 (1734-1748):
  • [9] Sequential pattern-based cache replacement in servlet container
    Li, Yang
    Zuo, Lin
    Wei, Jun
    Zhong, Hua
    Huang, Tao
    [J]. WEB ENGINEERING, PROCEEDINGS, 2007, 4607 : 105 - +
  • [10] Update-based cache access and replacement in wireless data access
    Chen, Hui
    Xiao, Yang
    Shen, Xuemin
    [J]. IEEE TRANSACTIONS ON MOBILE COMPUTING, 2006, 5 (12) : 1734 - 1748