Quick generation of temporal power waveforms for RT-level hard macros

被引:0
|
作者
Benini, L
DeMicheli, G
Macii, E
Poncino, M
Scarsi, R
机构
关键词
D O I
10.1109/ICISS.1997.630276
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Power characterization of complex macros is essential to enable accurate RT-level power estimation. Existing characterization procedures locus on the average value of power. In this paper, we take a fresh look at this problem: We propose a fast, yet accurate technique to determine a time-dependent power model, i.e., a temporal power waveform, which is able to fully characterize the power behavior of a hard macro in response to a realistic input stream consisting of typical usage patterns. Our approach is simulation-based end resorts to a mix of high-level, fast cycle-based simulation with low-level, slow accurate simulation of the long set of input patterns. Results are extremely satisfactory, since the average error between the power waveforms generated by our tool and the exact ones is always within 1%, while the reduction in the execution time ranges between one and two orders of magnitude.
引用
收藏
页码:331 / 337
页数:7
相关论文
共 15 条
  • [1] Hierarchical constraint conscious RT-level test generation
    Sinanoglu, O
    Orailoglu, A
    [J]. EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 312 - 318
  • [2] Power Modeling on FPGA: A Neural Model for RT-Level Power Estimation
    Nasser, Yehya
    Prevotet, Jean-Christophe
    Helard, Maryline
    [J]. 2018 ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, 2018, : 309 - 313
  • [3] Low-power RT-level synthesis techniques: a tutorial
    Pedram, M
    Abdollahi, A
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (03): : 333 - 343
  • [4] Statistical sampling and regression analysis for RT-level power evaluation
    Hsieh, CT
    Wu, Q
    Ding, CS
    Pedram, M
    [J]. 1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 583 - 588
  • [5] RT-Level Vector Selection for Realistic Peak Power Simulation
    Weng, Chia-Chien
    Yang, Ching-Shang
    Huang, Shi-Yu
    [J]. GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 576 - 581
  • [6] Automatic test program generation from RT-level microprocessor descriptions
    Corno, F
    Cumani, G
    Reorda, MS
    Squillero, G
    [J]. PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 120 - 125
  • [7] Impact of the RT-level architecture on the power performance of tunnel transistor circuits
    Avedillo, Maria J.
    Nunez, Juan
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (03) : 647 - 655
  • [8] Accurate data path models for fast RT-level power estimation
    Theoharis, S
    Theodoridis, G
    Merakos, P
    Goutis, C
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2000, 147 (04): : 209 - 214
  • [9] Cycle-accurate macro-models for RT-level power analysis
    Qiu, QR
    Wu, Q
    Pedram, M
    Ding, CS
    [J]. 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 125 - 130
  • [10] Low Power Chien Search for BCH Decoder Using RT-Level Power Management
    Wong, Shu-Yi
    Chen, Chunhong
    Wu, Q. M. Jonathan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (02) : 338 - 341