An Ultralow Specific ON-Resistance LDMOST Using Charge Balance by Split p-Gate and n-Drift Regions

被引:27
|
作者
Lyu, Xinjiang [1 ]
Chen, Xingbi [1 ,2 ]
机构
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Peoples R China
[2] Chinese Acad Sci, Beijing 100864, Peoples R China
关键词
Electron accumulation; gate charge; laterally diffused metal-oxide-semiconductor transistor; specific ON-resistance; split gate; VOLTAGE;
D O I
10.1109/TED.2013.2283426
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A laterally diffused metal-oxide-semiconductor transistor (LDMOST) with ultralow specific ON-resistance (R-sp) is studied. In the OFF-state, the split p-type gate is depleted to achieve charge compensation with the n-type drift region, allowing a high n-drift doping. In the ON-state, holes accumulate in the split p-gate because the gate voltage (V-G) applied induces simultaneously electron accumulation in the n-type drift region, enabling the on-current density to be not limited by the drift doping concentration and resulting in an ultralow value of R-sp. Moreover, the accumulated hole charges are stored in a capacitor during the turn-off process and are restored during the turn-on process, without an increase of the effective gate charge (Q(g)). Simulation results show good agreement with the theory. A 600 V device has an R-sp of <50% of the conventional double-RESURF LDMOST with the effective Q(g) being almost the same.
引用
收藏
页码:3821 / 3826
页数:6
相关论文
共 7 条
  • [1] An Ultra-Low Specific ON-Resistance LDMOST With Self-Driven Split Gate
    Du, Wenfang
    Lyu, Xinjiang
    Wai Tung Ng
    Chen, Xingbi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (04) : 1230 - 1234
  • [2] Reducing the specific on-resistance for a trench-gate-integrated SOI LDMOS by using the double silicon drift layers
    Wang, Yuan
    Hu, Shengdong
    Liu, Chang
    Wang, Jian'an
    Yang, Han
    Ran, Shenglong
    Jiang, Jie
    Guo, Gang
    RESULTS IN PHYSICS, 2020, 19
  • [3] An ultra-low specific on-resistance double-gate trench SOI LDMOS with P/N pillars
    Yang, Dong
    Hu, Shengdong
    Lei, Jianmei
    Huang, Ye
    Yuan, Qi
    Jiang, Yuyu
    Guo, Jingwei
    Cheng, Kun
    Lin, Zhi
    Zhou, Xichuan
    Tang, Fang
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 112 : 269 - 278
  • [4] High-voltage and low specific on-resistance power UMOSFET using P and N type columns
    Orouji, Ali A.
    Jozi, Mohammad
    Fathipour, Morteza
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2015, 39 : 711 - 720
  • [5] A novel low specific on-resistance double-gate LDMOS with multiple buried p-layers in the drift region based on the Silicon-On-Insulator substrate
    Chen, Yinhui
    Hu, Shengdong
    Cheng, Kun
    Jiang, YuYu
    Luo, Jun
    Wang, Jian'an
    Tang, Fang
    Zhou, Xichuan
    Zhou, Jianlin
    Gan, Ping
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 89 : 59 - 67
  • [6] P-channel lateral double-diffused metal-oxide-semiconductor field-effect transistor with split N-type buried layer for high breakdown voltage and low specific on-resistance
    Liaw, Chorng-Wei
    Chang, Ching-Hung
    Lin, Ming-Jang
    King, Ya-Ching
    Hsu, Charles Ching-Hsiang
    Lin, Chrong Jung
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (7A): : 4046 - 4049
  • [7] P-channel lateral double-diffused metal-oxide-semiconductor field-effect transistor with split N-type buried layer for high breakdown voltage and low specific on-resistance
    Liaw, Chorng-Wei
    Chang, Ching-Hung
    Lin, Ming-Jang
    King, Ya-Ching
    Hsu, Charles Ching-Hsiang
    Lin, Chrong Jung
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2007, 46 (7 A): : 4046 - 4049